Hardware implementation and comparison of new defuzzification techniques in fuzzy processors
暂无分享,去创建一个
[1] M. J. Wierman,et al. Empirical study of defuzzification , 2003, 22nd International Conference of the North American Fuzzy Information Processing Society, NAFIPS 2003.
[2] Angel Barriga,et al. HARDWARE IMPLEMENTATION OF A GENERAL PURPOSE FUZZY CONTROLLER , 1995 .
[3] Bernard De Baets,et al. A comparison of three methods for computing the center of gravity defuzzification , 2004, FUZZ-IEEE.
[4] Witold Pedrycz,et al. A survey of defuzzification strategies , 2001, Int. J. Intell. Syst..
[5] José Luis Martín,et al. Hardware implementation of a pipeline fuzzy controller and software tools , 2002, Fuzzy Sets Syst..
[6] G. Ascia,et al. A pipeline parallel architecture for a fuzzy inference processor , 2000, Ninth IEEE International Conference on Fuzzy Systems. FUZZ- IEEE 2000 (Cat. No.00CH37063).
[7] Thomas A. Runkler,et al. Selection of appropriate defuzzification methods using application specific properties , 1997, IEEE Trans. Fuzzy Syst..
[8] Alessandro Gabrielli,et al. Very fast rate 2-input fuzzy processor for high energy physics , 2002, Fuzzy Sets Syst..
[9] Sied Mehdi Fakhraie,et al. Cost-Performance Co-Analysis in VLSI Implementation of Existing and New Defuzzification Methods , 2005, International Conference on Computational Intelligence for Modelling, Control and Automation and International Conference on Intelligent Agents, Web Technologies and Internet Commerce (CIMCA-IAWTIC'06).
[10] Jean J. Saade,et al. Defuzzification techniques for fuzzy controllers , 2000, IEEE Trans. Syst. Man Cybern. Part B.
[11] Miguel A. Melgarejo,et al. Distributed arithmetic in the design of high speed hardware fuzzy inference systems , 2003, 22nd International Conference of the North American Fuzzy Information Processing Society, NAFIPS 2003.
[12] Osamu Saotome,et al. A Two-Input, One-Output Bit-Scalable Architecture for Fuzzy Processors , 2001, IEEE Des. Test Comput..