Circuit Simulation on a Field Programmable Accelerator

This thesis presents the design and implementation of a circuit simulation machine called TINA. The simulator's operation is based on that of Awsim-3, a dedicated compiled code circuit simulation machine which achieves its high speed through the use of VLIW and a table based device model evaluation unit. TINA has been designed to operate using the same concepts as Awsim-3, while demonstrating the feasibility of using field programmable systems for real applications. TINA is implemented on the Marc-1, a field programmable system designed using 23 Xilinx XC4005 FPGAs as programmable logic.

[1]  David M. Lewis,et al.  A compiled-code hardware accelerator for circuit simulation , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  K. G. Nichols Logic simulation , 1991 .

[3]  Jean Vuillemin,et al.  Programmable Active Memories: A Performance Assessment , 1992, Heinz Nixdorf Symposium.

[4]  David M. Lewis Device model approximation using 2N trees , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..