Design of a temperature-insensitive digitally-controlled oscillator for on-chip reference clock

This paper presents a 0.4V temperature-insensitive digitally-controlled ring oscillator (DCO) for on-chip reference clock circuit. Based on a modified bootstrapped ring oscillator (BTRO), temperature variation can be further decreased without calibration, where BTRO is operated at near-threshold voltage. A binary-weighted tree-controlled resistor network (BWTRN) is performed to achieve an 8bit high-linearity DCO with BTRO. The proposed DCO is fabricated in TSMC 90 nm CMOS process with a core area of 0.013 mm2. The simulation results in typical corner demonstrate that the DCO oscillates max/min frequency of 105.6MHz/60.7MHz at 0.4 V Vdd and consumes 8.77μW/4.44μW. The maximum temperature variation of the single code is 329 ppm, and its maximum DNL variation is 0.67 LSB. Even for all process corners, the maximum temperature variation among all control codes is 8%.

[1]  Mohammed Ismail,et al.  A very low frequency, micropower, low voltage CMOS oscillator for noncardiac pacemakers , 1995 .

[2]  Jiin-Chuan Wu,et al.  A process and temperature compensated ring oscillator , 1999, AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360).

[3]  M. Saint-Laurent,et al.  A digitally controlled oscillator constructed using adjustable resistors , 2001, 2001 Southwest Symposium on Mixed-Signal Design (Cat. No.01EX475).

[4]  Baher Haroun,et al.  A robust digital delay line architecture in a 0.13 /spl mu/m CMOS technology node for reduced design and process sensitivities , 2002, Proceedings International Symposium on Quality Electronic Design.

[5]  N. Felber,et al.  A delay-line based DCO for multimedia applications using digital standard cells only , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[6]  P. Nilsson,et al.  A digitally controlled PLL for SoC applications , 2004, IEEE Journal of Solid-State Circuits.

[7]  Giuseppe de Vita,et al.  Low-Voltage Low-Power CMOS Oscillator with Low Temperature and Process Sensitivity , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[8]  Kadaba Lakshmikumar,et al.  A Process and Temperature Compensated Two-Stage Ring Oscillator , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[9]  Mohammad Rafiqul Haider,et al.  A wideband Injection Locked Frequency Divider based on a process and temperature compensated ring oscillator , 2008, 2008 IEEE Radio and Wireless Symposium.

[10]  Yingchieh Ho,et al.  A 0.3 V low-power temperature-insensitive ring oscillator in 90 nm CMOS process , 2013, 2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT).

[11]  Yingchieh Ho,et al.  A Near-Threshold 480 MHz 78 µW All-Digital PLL With a Bootstrapped DCO , 2013, IEEE Journal of Solid-State Circuits.

[12]  Hiroyuki Kobayashi,et al.  A 2.9mW, +/− 85ppm accuracy reference clock generator based on RC oscillator with on-chip temperature calibration , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[13]  J. Gorji,et al.  A Process-Independent and Highly Linear DCO for Crowded Heterogeneous IoT Devices in 65-nm CMOS , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.