The AMD Opteron Northbridge Architecture
暂无分享,去创建一个
To increase performance while operating within a fixed power budget, the AMD opteron processor integrates multiple times86-64 cores with a router and memory controller. AMD's experience with building a wide variety of system topologies using Opteron's hypertransport-based processor interface has provided useful lessons that expose the challenges to be addressed when designing future system interconnect, memory hierarchy, and I/O to scale with both the number of cores and sockets in future times86-64 CMP architectures.
[1] Anoop Gupta,et al. Parallel computer architecture - a hardware / software approach , 1998 .
[2] Pat Conway,et al. The AMD Opteron Processor for Multiprocessor Servers , 2003, IEEE Micro.
[3] Sarita V. Adve,et al. Shared Memory Consistency Models: A Tutorial , 1996, Computer.
[4] Richard E. Kessler,et al. The Alpha 21264 microprocessor , 1999, IEEE Micro.
[5] William J. Dally,et al. Principles and Practices of Interconnection Networks , 2004 .