Array-based architecture for FET-based, nanoscale electronics

Advances in our basic scientific understanding at the molecular and atomic level place us on the verge of engineering designer structures with key features at the single nanometer scale. This offers us the opportunity to design computing systems at what may be the ultimate limits on device size. At this scale, we are faced with new challenges and a new cost structure which motivates different computing architectures than we found efficient and appropriate in conventional very large scale integration (VLSI). We sketch a basic architecture for nanoscale electronics based on carbon nanotubes, silicon nanowires, and nano-scale FETs. This architecture can provide universal logic functionality with all logic and signal restoration operating at the nanoscale. The key properties of this architecture are its minimalism, defect tolerance, and compatibility with emerging bottom-up nanoscale fabrication techniques. The architecture further supports micro-to-nanoscale interfacing for communication with conventional integrated circuits and bootstrap loading.

[1]  Jonathan Rose,et al.  Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiency , 1990 .

[2]  S. Tans,et al.  Room-temperature transistor based on a single carbon nanotube , 1998, Nature.

[3]  Vincent J. Coli Introduction to programmable array logic , 1987 .

[4]  Charles M. Lieber,et al.  Directed assembly of one-dimensional nanostructures into functional networks. , 2001, Science.

[5]  A. El Gamal,et al.  PLA-based FPGA Area Versus Cell C+ Granularity , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[6]  Charles M. Lieber,et al.  Doping and Electrical Transport in Silicon Nanowires , 2000 .

[7]  Charles M. Lieber,et al.  Logic Gates and Computation from Assembled Nanowire Building Blocks , 2001, Science.

[8]  C. Dekker Carbon nanotubes as molecular quantum wires , 1999 .

[9]  Seth Copen Goldstein,et al.  NanoFabrics: spatial computing using molecular electronics , 2001, Proceedings 28th Annual International Symposium on Computer Architecture.

[10]  P. Avouris,et al.  Carbon Nanotube Inter- and Intramolecular Logic Gates , 2001 .

[11]  R. Stanley Williams,et al.  Self-assembled growth of epitaxial erbium disilicide nanowires on silicon (001) , 2000 .

[12]  Gregory S. Snider,et al.  A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology , 1998 .

[13]  André DeHon,et al.  Reconfigurable architectures for general-purpose computing , 1996 .

[14]  Charles M. Lieber,et al.  Diameter-controlled synthesis of single-crystal silicon nanowires , 2001 .

[15]  S. Chou,et al.  Sub-10 nm imprint lithography and applications , 1997 .

[16]  Charles M. Lieber,et al.  Synthetic Control of the Diameter and Length of Single Crystal Semiconductor Nanowires , 2001 .

[17]  Charles M. Lieber,et al.  Carbon nanotube-based nonvolatile random access memory for molecular computing , 2000, Science.

[18]  Stoddart,et al.  Electronically configurable molecular-based logic gates , 1999, Science.

[19]  Charles M. Lieber,et al.  A laser ablation method for the synthesis of crystalline semiconductor nanowires , 1998, Science.

[20]  Richard Martel,et al.  Vertical scaling of carbon nanotube field-effect transistors using top gate electrodes , 2002 .