Compact modeling of STT-MTJ devices

Abstract STT-MTJ is a promising device for future high-density and low-power integrated systems. To enable design exploration of STT-MTJ, this paper presents a fully compact model for efficient SPICE simulation. Derived from the fundamental LLG equation, the new model consists of RC elements that are compact equations of device geometry and material properties. They support transient SPICE simulations, providing necessary details beyond the macromodel and enable resilient memory design. The accuracy of the model is validated with numerical results and published data. Scaling analysis shows the sensitivity of STT-MTJ to its geometry. We also did variability analysis with Monte Carlo simulation of the basic 1T1MTJ memory cell to study the bit error rate performance for different transistor size and programming current profile. We show that there is a tradeoff between programming energy and cell area for the same bit error rate constraint. Finally we derive the cell size that achieves minimum energy consumption for a given bit error rate constraint (primary) and latency or area constraint (secondary).

[1]  Wei Zhang,et al.  A thermal and process variation aware MTJ switching model and its applications in soft error analysis , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[2]  K. Roy,et al.  Spin-Based Neuron Model With Domain-Wall Magnets as Synapse , 2012, IEEE Transactions on Nanotechnology.

[3]  Q. Jiang,et al.  Saturation magnetization of ferromagnetic and ferrimagnetic nanocrystals at room temperature , 2007 .

[4]  Claude Chappert,et al.  Dynamic compact model of Spin-Transfer Torque based Magnetic Tunnel Junction (MTJ) , 2009, 2009 4th International Conference on Design & Technology of Integrated Systems in Nanoscal Era.

[5]  Z. Diao,et al.  Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory , 2007 .

[6]  Chaitali Chakrabarti,et al.  A Low Cost Multi-Tiered Approach to Improving the Reliability of Multi-Level Cell Pram , 2014, J. Signal Process. Syst..

[7]  Yiran Chen,et al.  Spin Torque Random Access Memory Down to 22 nm Technology , 2008, IEEE Transactions on Magnetics.

[8]  Jean-Baptiste Kammerer,et al.  Compact Modeling of a Magnetic Tunnel Junction—Part II: Tunneling Current Model , 2010, IEEE Transactions on Electron Devices.

[9]  Hui Zhao,et al.  A Scaling Roadmap and Performance Evaluation of In-Plane and Perpendicular MTJ Based STT-MRAMs for High-Density Cache Memory , 2013, IEEE Journal of Solid-State Circuits.

[10]  Jean-Baptiste Kammerer,et al.  Compact Modeling of a Magnetic Tunnel Junction—Part I: Dynamic Magnetization Model , 2010, IEEE Transactions on Electron Devices.

[11]  Luan Tran,et al.  45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T/1MTJ cell , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).