s.RABILA2: An optimal VLSI routing algorithm with buffer insertion using iterative RLC model

Buffer insertion and wire sizing have been proven effective in solving the timing optimization problem in VLSI interconnect design. In this paper, we describe a graph-based maze interconnect routing algorithm for VLSI designs. An interconnect routing and buffer insertion with look-ahead algorithm is used to construct a maze routing path. Simultaneous routing with buffer insertion and wire sizing is applied, taking into account wire and buffer obstacles. An iterative RLC interconnect model is proposed to estimate interconnect delay. Experimental results proves the effectiveness of the look-ahead scheme and shows RLC delay model improvement in delay estimation.

[1]  Shiyan Hu,et al.  An Efficient Algorithm for RLC Buffer Insertion , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[2]  Mohamed Khalil Hani,et al.  Iterative RLC models for interconnect delay optimization in VLSI routing algorithms , 2008 .

[3]  Naveed A. Sherwani,et al.  Algorithms for VLSI Physical Design Automation , 1999, Springer US.

[4]  Wayne Burleson,et al.  A practical approach to DSM repeater insertion: satisfying delay constraints while minimizing area and power , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[5]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[6]  E. Friedman,et al.  Equivalent Elmore delay for RLC trees , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[7]  Nasir Shaikh-Husin,et al.  An Optimization Algorithm Based On Grid-Graphs For Minimizing Interconnect Delay In VLSI Layout Design , 2009 .

[8]  Martin D. F. Wong,et al.  Simultaneous routing and buffer insertion with restrictions on buffer locations , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[9]  Man-Tak Shing,et al.  A decomposition algorithm for circuit routing , 1985 .

[10]  L.P.P.P. van Ginneken,et al.  Buffer placement in distributed RC-tree networks for minimal Elmore delay , 1990 .

[11]  Lawrence T. Pileggi.  Coping with RC(L) interconnect design headaches , 1995, ICCAD.

[12]  Chung-Kuan Cheng,et al.  Optimal wire sizing and buffer insertion for low power and a generalized delay model , 1995, ICCAD.

[13]  Lance A. Glasser,et al.  Delay and Power Optimization in VLSI Circuits , 1984, 21st Design Automation Conference Proceedings.