An efficient address mapping method for the shared multi-port cache in RAID
暂无分享,去创建一个
Li Guangjun | Lin Shuisheng | Wu Xiaojun | Wang Yulin | Li Shuisheng | Wang Yulin | Li Guang-jun | Wu Xiaojun
[1] Spencer W. Ng,et al. Improving Disk Performance Via Latency Reduction , 1991, IEEE Trans. Computers.
[2] Naoya Takahashi,et al. Performance improvement of disk array subsystems having shared cache and control memories , 2003 .
[3] Randy H. Katz,et al. A case for redundant arrays of inexpensive disks (RAID) , 1988, SIGMOD '88.
[4] Donald F. Towsley,et al. The Design and Evaluation of RAID 5 and Parity Striping Disk Array Architectures , 1993, J. Parallel Distributed Comput..
[5] H. Nagai,et al. High-performance cache disk subsystem , 1994 .
[6] Kai Hwang,et al. Advanced computer architecture - parallelism, scalability, programmability , 1992 .
[7] Harold S. Stone,et al. Improving Disk Cache Hit-Ratios Through Cache Partitioning , 1992, IEEE Trans. Computers.
[8] Tze Chiang Lee,et al. A file-based adaptive prefetch caching design , 1990, Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[9] James K. Archibald,et al. Multiple Prefetch Adaptive Disk Caching , 1993, IEEE Trans. Knowl. Data Eng..
[10] Ellis Horowitz,et al. Fundamentals of Data Structures , 1984 .
[11] Gurindar S. Sohi,et al. High-bandwidth data memory systems for superscalar processors , 1991, ASPLOS IV.
[12] Eric J. Schwabe,et al. Efficient data mappings for parity-declustered data layouts , 2004, Theor. Comput. Sci..