Oversampling current sample/hold structures for digital CMOS process implementation

The inaccuracies obtained by sampling a dynamic input signal is a major source of error in current-mode circuits. A sampled-data feedback architecture is presented for the design of a high-linearity current sample/hold that uses oversampling to overcome the nonlinearity of internal components. Both system and circuit level considerations are discussed, culminating in the design and implementation of both first- and second-order structures in a 2 /spl mu/m p-well CMOS process. Limited test results show a linearity of up to 69 dB at a sampling rate of 5 MHz. These circuits provide an excellent sampling stage for the realization of a high-resolution current-mode /spl Delta//spl Sigma/ A/D converter in a digital CMOS process.

[1]  W. Guggenbuhl,et al.  A high-swing, high-impedance MOS cascode circuit , 1990 .

[2]  David J. Allstot,et al.  Fully balanced CMOS current-mode circuits , 1993 .

[3]  Mohammed S. Ghausi,et al.  Design of analog filters : passive, active RC, and switched capacitor , 1990 .

[4]  John B. Hughes,et al.  S/sup 2/I: a two-step approach to switched-currents , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[5]  John B. Hughes,et al.  Switched-current signal processing for video frequencies and beyond , 1993 .

[6]  David J. Allstot,et al.  CMOS switched-current ladder filters , 1990 .

[7]  John B. Hughes,et al.  Switched currents-a new technique for analog sampled-data signal processing , 1989, IEEE International Symposium on Circuits and Systems,.

[8]  Jan Sevenhans,et al.  A transistor-only switched current sigma-delta A/D converter for a CMOS speech CODEC , 1995 .

[9]  T. L. Sculley,et al.  Discrete-time feedback structures for high precision analog signal processing , 1996 .

[10]  David J. Allstot,et al.  Switched-current circuit design issues , 1991 .

[11]  David J. Allstot,et al.  Low-voltage fully-differential CMOS switched-current filters , 1993 .

[12]  James C. Candy,et al.  A Use of Double Integration in Sigma Delta Modulation , 1985, IEEE Trans. Commun..

[13]  S. J. Daubert,et al.  A transistor-only current-mode Sigma Delta modulator , 1992 .

[14]  Terry Sculley,et al.  A 16-bit current sample/hold circuit using a digital CMOS process , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[15]  Terri S. Fiez,et al.  Accurate SI filters using RGC integrators , 1994 .

[16]  Chung-Yu Wu,et al.  Precise CMOS current sample/hold circuits using differential clock feedthrough attenuation techniques , 1995 .

[17]  Nianxiong Tan,et al.  A low-voltage switched-current delta-sigma modulator , 1995 .

[18]  D. Vallancourt,et al.  Applications of current-copier circuits , 1993 .

[19]  Minkyu Song,et al.  A clock feedthrough reduction circuit for switched-current systems , 1993 .

[20]  W. Guggenbuhl,et al.  Switched-current memory circuits for high-precision applications , 1994 .

[21]  Bernhard E. Boser,et al.  The Design of Sigma-Delta Modulation Analog-to-Digit a 1 Converters , 2004 .

[22]  N. C. Battersby,et al.  A high-frequency fifth order switched-current bilinear elliptic lowpass filter , 1994 .