A novel test generation approach for parametric faults in linear analog circuits
暂无分享,去创建一个
[1] Wojciech Maly,et al. FAULT MODELING FOR THE TESTING OF MIXED INTEGRATED CIRCUITS , 1991, 1991, Proceedings. International Test Conference.
[2] Keith Baker,et al. Analogue fault simulation based on layout dependent fault models , 1994, Proceedings., International Test Conference.
[3] Daniel G. Saab,et al. CRIS: A test cultivation program for sequential VLSI circuits , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.
[4] Jacob A. Abraham,et al. Hierarchical fault modeling for analog and mixed-signal circuits , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.
[5] Mani Soma,et al. Analytical fault modeling and static test generation for analog ICs , 1994, ICCAD.
[6] Abhijit Chatterjee,et al. Fault-based automatic test generator for linear analog circuits , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[7] Sheng-Jen Tsai,et al. Test Vector Generation for Linear Analog Devices , 1991, 1991, Proceedings. International Test Conference.
[8] B. P. Lathi. Linear systems and signals , 1992 .
[9] Abhijit Chatterjee,et al. DRAFTS: Discretized Analog Circuit Fault Simulator , 1993, 30th ACM/IEEE Design Automation Conference.
[10] Bozena Kaminska,et al. Analog circuit testing based on sensitivity computation and new circuit modeling , 1993, Proceedings of IEEE International Test Conference - (ITC).
[11] Mani Soma,et al. An experimental approach to analog fault models , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.
[12] João Paulo Teixeira,et al. Automatic fault extraction and simulation of layout realistic faults for integrated analogue circuits , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.