Hierarchical compact models for simulation of electronic chip packages

Compact models are increasingly being used to represent chip packages in board and system-level computational fluid dynamics (CFD) simulations of electronics cooling. Thus far, the compact models used are relatively simple network analogs with network connectivity being determined by the designer's understanding of the underlying heat flow paths. Increasing the complexity of such models is difficult and must be done manually. In this paper, a methodology called COBRA (coefficient-based resistance agglomeration) is developed for automatically creating hierarchical compact models of increasing complexity. The technique creates a resistance network with automatically created network nodes which optimally represent the thermal distribution of the package. The method is based on automatic agglomeration of an underlying CFD mesh based on coefficient strength, and leads to network connectivities which reflect the heat flow paths dictated by the construction of the package. Network conductances are determined by minimizing the least-squares error between the predicted network nodal temperatures and data created either by detailed CFD simulations and/or experimental data. The computed conductances are used to predict temperatures at key locations in the chip package and are shown to perform satisfactorily.

[1]  Jayathi Y. Murthy,et al.  Computation of Anisotropic Conduction Using Unstructured Meshes , 1998 .

[2]  T. Gautier Construction and validation of thermal models of packages , 1991, 1991 Proceedings, Seventh IEEE Semiconductor Thermal Measurement and Management Symposium.

[3]  H. Vinke,et al.  Recent achievements in the thermal characterization of electronic devices by means of boundary condition independent compact models , 1997, Thirteenth Annual IEEE. Semiconductor Thermal Measurement and Management Symposium.

[4]  Jean-Bernard Saulnier,et al.  THERMAL MODELS REDUCTION WHY AND HOW , 1986 .

[5]  J. D. Parry,et al.  The world of thermal characterization according to DELPHI-Part II: Experimental and numerical methods , 1997 .

[6]  Yuan Yuan Approaches on compact component thermal models and a few related topics , 2000, Sixteenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (Cat. No.00CH37068).

[7]  J. D. Parry,et al.  The world of thermal characterization according to DELPHI-Part I: Background to DELPHI , 1997 .

[8]  G. Raithby,et al.  A multigrid method based on the additive correction strategy , 1986 .

[9]  S. Patankar Numerical Heat Transfer and Fluid Flow , 2018, Lecture Notes in Mechanical Engineering.

[10]  A. Bar-Cohen,et al.  Theta /sub JC/ characterization of chip packages-justification, limitations, and future , 1989, Fifth Annual IEEE Semiconductor Thermal and Temperature Measurement Symposium.

[11]  J. Murthy,et al.  A PRESSURE-BASED METHOD FOR UNSTRUCTURED MESHES , 1997 .

[12]  Clemens J. M. Lasance Thermal characterization of electronic parts with compact models: interpretation, application, and the need for a paradigm shift , 1997, Thirteenth Annual IEEE. Semiconductor Thermal Measurement and Management Symposium.

[13]  V.H. Adams,et al.  Issues in validating package compact thermal models for natural convection cooled electronic systems , 1997, Thirteenth Annual IEEE. Semiconductor Thermal Measurement and Management Symposium.

[14]  A. Bar-Cohen,et al.  Thermal characterization of chip packages-evolutionary development of compact models , 1997, Thirteenth Annual IEEE. Semiconductor Thermal Measurement and Management Symposium.

[15]  H. Vinke,et al.  Compact models for accurate thermal characterization of electronic parts , 1997 .

[16]  H. Vinke,et al.  Thermal characterization of electronic devices with boundary condition independent compact models , 1995 .

[17]  A. Bar-Cohen,et al.  Thermal characterization of a PLCC-expanded R/sub jc/ methodology , 1992, [1992 Proceedings] Intersociety Conference on Thermal Phenomena in Electronic Systems.