A Low-Complexity 128-Point Mixed-Radix FFT Processor for MB-OFDM UWB Systems

In this paper, we present a fast Fourier transform (FFT) processor with four parallel data paths for multiband orthogonal frequency-division multiplexing ultrawideband systems. The proposed 128-point FFT processor employs both a modified radix-2 4 algorithm and a radix-2 3 algorithm to significantly reduce the numbers of complex constant multipliers and complex booth multipliers. It also employs substructure-sharing multiplication units instead of constant multipliers to efficiently conduct multiplication operations with only addition and shift operations. The proposed FFT processor is implemented and tested using 0.18 µm CMOS technology with a supply voltage of 1.8 V. The hardware- efficient 128-point FFT processor with four data streams can support a data processing rate of up to 1 Gsample/s while consuming 112 mW. The implementation results show that the proposed 128-point mixed-radix FFT architecture significantly reduces the hardware cost and power consumption in comparison to existing 128-point FFT architectures.

[1]  U. Jagdhold,et al.  A 64-point Fourier transform chip for high-speed wireless LAN application using OFDM , 2004, IEEE Journal of Solid-State Circuits.

[2]  Chih-Peng Fan,et al.  A Low Multiplier and Multiplication Costs 256-point FFT Implementation with Simplified Radix-24 SDF Architecture , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[3]  G.R. Aiello,et al.  Design of a multiband OFDM system for realistic UWB channel environments , 2004, IEEE Transactions on Microwave Theory and Techniques.

[4]  Sangsung Choi,et al.  A high-speed, low-complexity radix-2/sup 4/ FFT processor for MB-OFDM UWB systems , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[5]  Bin Wu,et al.  An Area and Power Efficient FFT Processor for UWB Systems , 2007, 2007 International Conference on Wireless Communications, Networking and Mobile Computing.

[6]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[7]  Jeesung Lee,et al.  AHigh-Speed, Low-Complexity Radix-24FFT Processor forMB-OFDM UWB Systems , 2006 .

[8]  Sangsung Choi,et al.  A Design and Performance of 4-Parallel MB-OFDM UWB Receiver , 2007, IEICE Trans. Commun..

[9]  Alan N. Willson,et al.  An energy-efficient reconfigurable angle-rotator architecture , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[10]  Saswat Chakrabarti,et al.  A reduced area 1 GSPS FFT design using MRMDF architecture for UWB communication , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[11]  Keshab K. Parhi,et al.  Low error fixed-width CSD multiplier with efficient sign extension , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[12]  Jesús García,et al.  VLSI configurable delay commutator for a pipeline split radix FFT architecture , 1999, IEEE Trans. Signal Process..

[13]  Yunho Jung,et al.  New efficient FFT algorithm and pipeline implementation results for OFDM/DMT applications , 2003, IEEE Trans. Consumer Electron..

[14]  Sangsung Choi,et al.  Initial Timing Acquisition for Binary Phase‐Shift Keying Direct Sequence Ultra‐wideband Transmission , 2008 .

[15]  Sangsung Choi,et al.  A Two-Stage Radix-4 Viterbi Decoder for Multiband OFDM UWB Systems , 2008 .

[16]  Yu-Wei Lin,et al.  A 1-GS/s FFT/IFFT processor for UWB applications , 2005, IEEE Journal of Solid-State Circuits.

[17]  Sang-Sung Choi,et al.  Implemention of 128-Point Fast Fourier Transform Processor for UWB Systems , 2008, 2008 International Wireless Communications and Mobile Computing Conference.

[18]  Yujing Ting,et al.  A Novel FFT Processor for OFDM UWB Systems , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[19]  Amudha,et al.  Design of Low-Error Fixed-Width Modified Booth Multiplier , 2012 .