On the Design and Analysis of Reliable RRAM-CMOS Hybrid Circuits

Resistive switching memories (RRAMs) are one of the most promising alternatives for nonvolatile storage and nonconventional computing systems. However, their behavior, and therefore their reliability, is limited by technology intrinsic constraints. Standard CMOS reliability analyses do not take into account RRAM-related misbehaviors. Consequently, new and more thorough characterization approaches are needed. Even more important, as RRAM is proposed to become a key piece in aerospace solutions, new radiation and temperature analyses should also be considered in reliability-oriented methodologies. This work presents a solution that completely characterizes RRAM and CMOS hybrid circuits under the combined effects of both technology and environmental error sources. The analysis strategy is based on three pillars: the definition of suitable models, the application of user-defined metrics to measure both circuit reliability and performance, and the efficient definition of the design space. These concepts are used by a powerful simulation framework, achieving automatic characterization of RRAM-based circuits by simultaneously considering multiple error sources. As a case of study, a thorough analysis of an RRAM read driver, including RRAM lifetime, circuit temperature, CMOS and RRAM variability, and radiation—both accumulated dose and single particle impacts—highlights the proposed approach capabilities.

[1]  S. Kumashiro,et al.  Scaling effect and circuit type dependence of neutron induced single event transient , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[2]  G. Lo,et al.  Analytic model of endurance degradation and its practical applications for operation scheme optimization in metal oxide based RRAM , 2013, 2013 IEEE International Electron Devices Meeting.

[3]  Marisa López-Vallejo,et al.  SPICE Compact Modeling of Bipolar/Unipolar Memristor Switching Governed by Electrical Thresholds , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Alessandro Calderoni,et al.  Voltage-Controlled Cycling Endurance of HfOx-Based Resistive-Switching Memory , 2015, IEEE Transactions on Electron Devices.

[5]  Antonio Rubio,et al.  Memristive Crossbar Memory Lifetime Evaluation and Reconfiguration Strategies , 2018, IEEE Transactions on Emerging Topics in Computing.

[6]  Shimeng Yu,et al.  Compact Modeling of RRAM Devices and Its Applications in 1T1R and 1S1R Array Design , 2015, IEEE Transactions on Electron Devices.

[7]  Jinfeng Kang,et al.  Analysis of the Voltage–Time Dilemma of Metal Oxide-Based RRAM and Solution Exploration of High Speed and Low Voltage AC Switching , 2014, IEEE Transactions on Nanotechnology.

[8]  Liudi Jiang,et al.  Switching kinetics of SiC resistive memory for harsh environments , 2015 .

[9]  P. Olivo,et al.  Impact of Intercell and Intracell Variability on Forming and Switching Parameters in RRAM Arrays , 2015, IEEE Transactions on Electron Devices.

[10]  Said Hamdioui,et al.  Alternative Architectures Toward Reliable Memristive Crossbar Memories , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Marisa López Vallejo,et al.  Building memristor applications: from device model to circuit design , 2014 .

[12]  Ahmed M. Eltawil,et al.  Memristor Multiport Readout: A Closed-Form Solution for Sneak Paths , 2014, IEEE Transactions on Nanotechnology.

[13]  Luca Larcher,et al.  Bipolar Resistive RAM Based on ${\rm HfO}_{2}$: Physics, Compact Modeling, and Variability Control , 2016, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[14]  Pablo Ituero,et al.  Reliable design methodology: The combined effect of radiation, variability and temperature , 2016, 2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).

[15]  Shih-Hung Lin,et al.  Study of radiation hardness of HfO2-based resistive switching memory at nanoscale by conductive atomic force microscopy , 2015, Microelectron. Reliab..

[16]  M. P. King,et al.  Compact Modeling of Total Ionizing Dose and Aging Effects in MOS Technologies , 2015, IEEE Transactions on Nuclear Science.

[17]  Chaitali Chakrabarti,et al.  Optimizing Latency, Energy, and Reliability of 1T1R ReRAM Through Cross-Layer Techniques , 2016, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[18]  Hak S. Kim,et al.  Single-Event Effect Performance of a Commercial Embedded ReRAM , 2014, IEEE Transactions on Nuclear Science.

[19]  Khaled N. Salama,et al.  Compensated Readout for High-Density MOS-Gated Memristor Crossbar Array , 2015, IEEE Transactions on Nanotechnology.

[20]  Jimson Mathew,et al.  Novel Complementary Resistive Switch Crossbar Memory Write and Read Schemes , 2015, IEEE Transactions on Nanotechnology.

[21]  Emmanuelle M. Grafals,et al.  Voltage divider effect for the improvement of variability and endurance of TaOx memristor , 2016, Scientific Reports.

[22]  Dimitri Linten,et al.  Dynamic Modeling of Radiation-Induced State Changes in ${\hbox {HfO}_2}/\hbox {Hf}$ 1T1R RRAM , 2014, IEEE Transactions on Nuclear Science.

[23]  T. Prodromakis,et al.  Engineering the switching dynamics of TiOx-based RRAM with Al doping , 2016 .

[24]  Rakesh Aluguri,et al.  Overview of Selector Devices for 3-D Stackable Cross Point RRAM Arrays , 2016, IEEE Journal of the Electron Devices Society.

[25]  Po-Cheng Su,et al.  SET/RESET Cycling-Induced Trap Creation and SET-Disturb Failure Time Degradation in a Resistive-Switching Memory , 2016, IEEE Transactions on Electron Devices.

[26]  D. Ielmini,et al.  Modeling the Universal Set/Reset Characteristics of Bipolar RRAM by Field- and Temperature-Driven Filament Growth , 2011, IEEE Transactions on Electron Devices.

[27]  T. Prodromakis,et al.  An amorphous titanium dioxide metal insulator metal selector device for resistive random access memory crossbar arrays with tunable voltage margin , 2016 .

[28]  Saeed Safari,et al.  A cross-layer SER analysis in the presence of PVTA variations , 2015, Microelectron. Reliab..

[29]  H. Barnaby,et al.  Investigation of Single-Bit and Multiple-Bit Upsets in Oxide RRAM-Based 1T1R and Crossbar Memory Arrays , 2015, IEEE Transactions on Nuclear Science.

[30]  Ali Khiat,et al.  On the origin of resistive switching volatility in Ni/TiO2/Ni stacks , 2016 .

[31]  Ronald Tetzlaff,et al.  The Art of Finding Accurate Memristor Model Solutions , 2015, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[32]  Wei Liu,et al.  Reconfigurable Memristive Device Technologies , 2015, Proceedings of the IEEE.

[33]  Dimitri Linten,et al.  Dynamic modeling of radiation induced state change in HfO2/Hf 1T1R RRAM , 2014 .

[34]  A V Kauppila,et al.  Impact of Process Variations on SRAM Single Event Upsets , 2011, IEEE Transactions on Nuclear Science.

[35]  Hans Jurgen Mattausch,et al.  Universal NBTI Compact Model for Circuit Aging Simulation under Any Stress Conditions , 2014, IEEE Transactions on Device and Materials Reliability.