Ultrafast Temperature Profile Calculation in Ic Chips

One of the crucial steps in the design of an integrated circuit is the minimization of heating and temperature non-uniformity. Current temperature calculation methods, such as finite element analysis and resistor networks have considerable computation times, making them incompatible for use in routing and placement optimization algorithms. In an effort to reduce the computation time, we have developed a new method, deemed power blurring, for calculating temperature distributions using a matrix convolution technique in analogy with image blurring. For steady state analysis, power blurring was able to predict hot spot temperatures within 1 degree C with computation times 3 orders of magnitude faster than FEA. For transient analysis the computation times where enhanced by a factor of 1000 for a single pulse and around 100 for multiple frequency application, while predicting hot spot temperature within about 1 degree C. The main strength of the power blurring technique is that it exploits the dominant heat spreading in the silicon substrate and it uses superposition principle. With one or two finite element simulations, the temperature point spread function for a sophisticated package can be calculated. Additional simulations could be used to improve the accuracy of the point spread function in different locations on the chip. In this calculation, we considered the dominant heat transfer path through the back of the IC chip and the heat sink. Heat transfer from the top of the chip through metallization layers and the board is usually a small fraction of the total heat dissipation and it is neglected in this analysis.

[1]  Bruce Guenin,et al.  SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM , 1995 .

[2]  B. M. Guenin,et al.  Methodology for thermal evaluation of multichip modules , 1995, Proceedings of 1995 IEEE/CPMT 11th Semiconductor Thermal Measurement and Management Symposium (SEMI-THERM).

[3]  Y.C. Lee,et al.  Internal thermal resistance of a multi-chip packaging design for VLSI-based systems , 1988, 38th Electronics Components Conference 1988., Proceedings..

[4]  Yong Zhan,et al.  Fast computation of the temperature distribution in VLSI chips using the discrete cosine transform and table look-up , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[5]  Kevin Skadron,et al.  Control-theoretic techniques and thermal-RC modeling for accurate and localized dynamic thermal management , 2002, Proceedings Eighth International Symposium on High Performance Computer Architecture.

[6]  Teck Joo Goh.  Thermal methodology for evaluating the performance of microelectronic devices with non-uniform power dissipation , 2002, 4th Electronics Packaging Technology Conference, 2002..

[7]  Shekhar Y. Borkar,et al.  Design challenges of technology scaling , 1999, IEEE Micro.

[8]  Pinaki Mazumder,et al.  Fast thermal analysis for VLSI circuits via semi-analytical Green's function in multi-layer materials , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[9]  Sachin S. Sapatnekar,et al.  A high efficiency full-chip thermal simulation algorithm , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[10]  L. Zhang,et al.  Thermal characterization of stacked-die packages , 2004, Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545).

[11]  Gerhard Wachutka,et al.  Boundary Independent Exact Thermal Model for Electronic Systems , 2001 .

[12]  G. Wachutka,et al.  Calculation of the temperature development in electronic systems by convolution integrals , 2000, Sixteenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (Cat. No.00CH37068).

[13]  Y.C. Gerstenmaier,et al.  Efficient calculation of transient temperature fields responding to fast changing heatsources over long duration in power electronic systems , 2004, IEEE Transactions on Components and Packaging Technologies.

[14]  Y. C. Lee,et al.  Internal thermal resistance of a multi-chip packaging design for VLSI-based systems , 1988 .