Temperature dependence of the P-hit single event transient pulse width in a three-transistor inverter chain
暂无分享,去创建一个
[1] L.W. Massengill,et al. Simultaneous single event charge sharing and parasitic bipolar conduction in a highly-scaled SRAM design , 2005, IEEE Transactions on Nuclear Science.
[2] W. T. Holman,et al. Layout Technique for Single-Event Transient Mitigation via Pulse Quenching , 2011, IEEE Transactions on Nuclear Science.
[3] B L Bhuva,et al. The Effect of Layout Topology on Single-Event Transient Pulse Quenching in a 65 nm Bulk CMOS Process , 2010, IEEE Transactions on Nuclear Science.
[4] B L Bhuva,et al. Independent Measurement of SET Pulse Widths From N-Hits and P-Hits in 65-nm CMOS , 2010, IEEE Transactions on Nuclear Science.
[5] B.L. Bhuva,et al. Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.
[6] Shuming Chen,et al. Temperature Dependency of Charge Sharing and MBU Sensitivity in 130-nm CMOS Technology , 2009, IEEE Transactions on Nuclear Science.
[7] B. Narasimham,et al. Temperature Dependence of Digital Single-Event Transients in Bulk and Fully-Depleted SOI Technologies , 2009, IEEE Transactions on Nuclear Science.
[8] B L Bhuva,et al. Single-Event Transient Measurements in nMOS and pMOS Transistors in a 65-nm Bulk CMOS Technology at Elevated Temperatures , 2011, IEEE Transactions on Device and Materials Reliability.
[9] Chen Shuming,et al. Temperature Dependence of Digital SET Pulse Width in Bulk and SOI Technologies , 2008 .
[10] B.L. Bhuva,et al. Design Techniques to Reduce SET Pulse Widths in Deep-Submicron Combinational Logic , 2007, IEEE Transactions on Nuclear Science.
[11] peixiong zhao,et al. Scaling Trends in SET Pulse Widths in Sub-100 nm Bulk CMOS Processes , 2010, IEEE Transactions on Nuclear Science.