An offset-insensitive switched-capacitor bandgap reference with continuous output

An improved switched-capacitor bandgap reference with a continuous output voltage of 1.26 V has been implemented with Chartered 0.35-μm 5-V CMOS process. The output offset voltage, induced by non-ideal characteristics of operational amplifier and bias current generator, is suppressed by the proposed sample-and-hold circuit and self-bias technique. Experimental results show that the proposed circuit operates properly under a supply voltage varying from 3 to 5 V. The measured temperature coefficient is 112 ppm/°C and the power supply rejection ratio of output voltage without any filtering capacitor is −40 dB and −33 dB at 100 Hz and 10 MHz, respectively.

[1]  Enrico Dallago,et al.  An offset compensation technique for bandgap voltage reference in CMOS technology , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[2]  J. Michejda,et al.  A precision CMOS bandgap reference , 1984, IEEE Journal of Solid-State Circuits.

[3]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[4]  B. R. Gregoire,et al.  A Compact Switched-Capacitor Regulated Charge Pump Power Supply , 2006, IEEE Journal of Solid-State Circuits.

[5]  Qadeer Ahmad Khan,et al.  A low voltage switched-capacitor current reference circuit with low dependence on process, voltage and temperature , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[6]  D. Varadarajan,et al.  A method for reducing the effects of random mismatches in CMOS bandgap references , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).