Some experiences on Formal specification of Railway Interlocking Systems using Statecharts
暂无分享,去创建一个
[1] Stefania Gnesi,et al. A Formal Verification Environment for Railway Signaling System Design , 1998, Formal Methods Syst. Des..
[2] Fausto Giunchiglia,et al. Formal Verification of a Railway Interlocking System using Model Checking , 1998, Formal Aspects of Computing.
[3] Matteo Pradella,et al. The Role of Formal Methods in Software Procurement for the Railway Transportation Industry , 2003, FME 2003.
[4] P. Mello,et al. Knowledge-based technology for controlling railway stations , 1992, IEEE Expert.
[5] Hermann Kopetz,et al. The time-triggered architecture , 1998, Proceedings First International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC '98).
[6] Wan Fokkink,et al. EURIS, a Specification Method for Distributed Interlockings , 1998, SAFECOMP.
[7] Alessandro Fantechi,et al. Instantiating generic charts for railway interlocking systems , 2005, FMICS '05.
[8] THE ROLE OF FORMAL METHODS IN DEVELOPING A DIS-TRIBUITED RAILWAY INTERLOCKING SYSTEM , 2004 .
[9] Anne Elisabeth Haxthausen,et al. Formal Development and Verification of a Distributed Railway Control System , 1999, World Congress on Formal Methods.
[10] Alessandro Fantechi,et al. Geographical Versus Functional Modelling by Statecharts of Interlocking Systems , 2005, Electron. Notes Theor. Comput. Sci..
[11] Matthew J. Morley. Safety in Railway Signalling Data: A Behavioural Analysis , 1993, HUG.