Experimental analysis of defect nature and localization under hot-carrier and bias temperature damage in advanced CMOS nodes

We present a multi techno trend of HCI time acceleration and VD power law exponent for various processes. We review the results of defect localization analysis based on a rigorous correlation and interaction study for different HCI degradation modes and BTI. Finally, we check HCI impact on TDDB to get an accurate comprehension about defect nature. Hence, we point out the necessity of new appropriate reliability modeling specially for recent ultra-short channel technologies.

[1]  S.E. Rauch,et al.  The energy-driven paradigm of NMOSFET hot-carrier effects , 2005, IEEE Transactions on Device and Materials Reliability.

[2]  X. Federspiel,et al.  Experimental characterization of the interactions between HCI, off-state and BTI degradation modes , 2011, 2011 IEEE International Integrated Reliability Workshop Final Report.

[3]  V. Huard,et al.  Off state incorporation into the 3 energy mode device lifetime modeling for advanced 40nm CMOS node , 2010, 2010 IEEE International Reliability Physics Symposium.

[4]  M. Miura-Mattausch,et al.  Compact reliability model for degradation of advanced p-MOSFETs due to NBTI and hot-carrier effects in the circuit simulation , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[5]  Vincent Huard,et al.  CMOS device design-in reliability approach in advanced nodes , 2009, 2009 IEEE International Reliability Physics Symposium.

[6]  X. Federspiel,et al.  Bias temperature instability and hot carrier circuit ageing simulations specificities in UTBB FDSOI 28nm node , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[7]  M. Rafik,et al.  Interaction between BTI and HCI degradation in High-K devices , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[8]  M. Denais,et al.  Impact of Hot Carrier Degradation Modes on I/O nMOSFETS Aging Prediction , 2006, 2006 IEEE International Integrated Reliability Workshop Final Report.

[9]  Vincent Huard,et al.  General framework about defect creation at the Si∕SiO2 interface , 2009 .

[10]  Didier Goguenheim,et al.  Injection Mechanisms and Lifetime Prediction with the Substrate Voltage in 0.15mum Channel-Length N-MOSFETs , 2001, Microelectron. Reliab..

[11]  K. Seki,et al.  Circuit aging simulator (CAS) , 1988, Technical Digest., International Electron Devices Meeting.