Automatic Identification of Defect Patterns in Semiconductor Wafer Maps Using Spatial Correlogram and Dynamic Time Warping
暂无分享,去创建一个
Seong-Jun Kim | M.K. Jeong | Young-Seon Jeong | M. Jeong | Young-Seon Jeong | Seong-Jun Kim | M. K. Jeong
[1] Vijayan N. Nair,et al. Monitoring wafer map data from integrated circuit fabrication processes for spatially clustered defects , 1997 .
[2] Winson Taam,et al. Detecting Spatial Effects From Factorial Experiments: An Application From Integrated-Circuit Manufacturing , 1993 .
[3] H.-W. Hsieh,et al. Recognition of defect spatial patterns in semiconductor fabrication , 2004 .
[4] Fei-Long Chen,et al. A neural-network approach to recognize defect spatial pattern in semiconductor fabrication , 2000 .
[5] Alan Agresti,et al. Categorical Data Analysis , 1991, International Encyclopedia of Statistical Science.
[6] J. Keith Ord,et al. Spatial Processes Models and Applications , 1981 .
[7] Lee-Ing Tong,et al. Monitoring defects in IC fabrication using a Hotelling T/sup 2/ control chart , 2005, IEEE Transactions on Semiconductor Manufacturing.
[8] M.K. Jeong,et al. Optimal automatic control of multistage production processes , 2005, IEEE Transactions on Semiconductor Manufacturing.
[9] Giuseppe De Nicolao,et al. Unsupervised spatial pattern classification of electrical-wafer-sorting maps in semiconductor manufacturing , 2005, Pattern Recognit. Lett..
[10] Eamonn J. Keogh,et al. Everything you know about Dynamic Time Warping is Wrong , 2004 .
[11] S. F. Liu,et al. Wafer bin map recognition using a neural network approach , 2002 .
[12] Chenn-Jung Huang,et al. Clustered defect detection of high quality chips using self-supervised multilayer perceptron , 2007, Expert Syst. Appl..
[13] Trevor C. Bailey,et al. Interactive Spatial Data Analysis , 1995 .
[14] Scott MacKinnon,et al. Statistical methods for visual defect metrology , 1998 .
[15] G. De Nicolao,et al. Unsupervised Spatial Pattern Classification of Electrical Failures in Semiconductor Manufacturing , 2003 .
[16] Lee-Ing Tong,et al. Monitoring defects in IC fabrication using a Hotelling T/sup 2/ control chart , 2005 .
[17] C. K. Hansen,et al. Use of wafer maps in integrated circuit manufacturing , 1998 .
[18] Chi-Hyuck Jun,et al. A simulation-based semiconductor chip yield model incorporating a new defect cluster index , 1999 .
[19] Fred Spiring,et al. Introduction to Statistical Quality Control , 2007, Technometrics.
[20] Winson Taam,et al. An Autologistic Model for Integrated Circuit Manufacturing , 2000 .
[21] Chen-Fu Chien,et al. Hybrid data mining approach for pattern extraction from wafer bin map to improve yield in semiconductor manufacturing , 2007, International Journal of Production Economics.
[22] Eamonn J. Keogh,et al. Making Time-Series Classification More Accurate Using Learned Constraints , 2004, SDM.