Reliability monitoring ring oscillator structures for isolated/combined NBTI and PBTI measurement in high-k metal gate technologies
暂无分享,去创建一个
Barry P. Linder | Ching-Te Chuang | Chris H. Kim | Saibal Mukhopadhyay | Rahul M. Rao | Pong-Fei Lu | Aditya Bansal | Keith A Jenkins | S. Mukhopadhyay | K. Jenkins | P. Lu | B. Linder | A. Bansal | R. Rao | Jae-Joon Kim | C. Chuang | C. Kim | Tae-Hyoung Kim | Jae-Joon Kim | Tae-Hyoung Kim
[1] S. Natarajan,et al. Impact of negative bias temperature instability on digital circuit reliability , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).
[2] C. Cabral,et al. A Comparative Study of NBTI and PBTI (Charge Trapping) in SiO2/HfO2 Stacks with FUSI, TiN, Re Gates , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..
[3] C.H. Kim,et al. Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits , 2007, 2007 IEEE Symposium on VLSI Circuits.
[4] T. Grasser,et al. The Universality of NBTI Relaxation and its Implications for Modeling and Characterization , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.
[5] Ching-Te Chuang,et al. Ring oscillator circuit structures for measurement of isolated NBTI/PBTI effects , 2008, 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial.
[6] Sangwoo Pae,et al. Frequency and recovery effects in high-κ BTI degradation , 2009, 2009 IEEE International Reliability Physics Symposium.
[7] A. Kerber,et al. Voltage Ramp Stress for Bias Temperature Instability Testing of Metal-Gate/High- $k$ Stacks , 2009, IEEE Electron Device Letters.