Transition Based Odd/Full Invert Coding Scheme for Crosstalk Avoidance and Low Power Consumption in NoC Links

[1]  Luca Benini,et al.  Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems , 1997, Proceedings Great Lakes Symposium on VLSI.

[2]  Abhishek Sharma,et al.  A Quadro Coding Technique to Reduce Self Transitions in VLSI Interconnects , 2016, 2016 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS).

[3]  André Rossi,et al.  Bit-accurate energy estimation for Networks-on-Chip , 2017, J. Syst. Archit..

[4]  K. Somasundaram,et al.  Design and Evaluation of 3D NoC Routers with Quality-of-Service (QoS) Mechanism for Multi-core Systems , 2016 .

[5]  Tomás Lang,et al.  Working-zone encoding for reducing the energy in microprocessor address buses , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Chih-Peng Fan,et al.  Novel low-power bus invert coding methods with crosstalk detector , 2011 .

[7]  Z. Shirmohammadi,et al.  S2AP: An efficient numerical-based crosstalk avoidance code for reliable data transfer of NoCs , 2015, 2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC).

[8]  Ahmad Khademzadeh,et al.  Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  M. Vinodhini,et al.  Reliable low power NoC interconnect , 2018, Microprocess. Microsystems.

[10]  Ali Afzali-Kusha,et al.  Low Energy yet Reliable Data Communication Scheme for Network-on-Chip , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Chi-Ying Tsui,et al.  Saving power in the control path of embedded processors , 1994, IEEE Design & Test of Computers.

[12]  G. K. Mahanti,et al.  A Novel Encoding Scheme for Cross-Talk Effect Minimization Using Error Detecting and Correcting Codes , 2014 .

[13]  Anantha Chandrakasan,et al.  Reducing bus delay in submicron technology using coding , 2001, ASP-DAC '01.

[14]  Axel Jantsch,et al.  Methods for fault tolerance in networks-on-chip , 2013, CSUR.

[15]  M. Vinodhini,et al.  Data Flipping Coding Technique to Reduce NOC Link Power , 2017, 2017 IEEE International Conference on Computational Intelligence and Computing Research (ICCIC).

[16]  Sung-Mo Kang,et al.  Coupling-driven signal encoding scheme for low-power interface design , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[17]  Ali Afzali-Kusha,et al.  Fast INC-XOR codec for low-power address buses , 2007, IET Comput. Digit. Tech..

[18]  Chih-Peng Fan,et al.  Efficient RC low-power bus encoding methods for crosstalk reduction , 2011, Integr..

[19]  Tughrul Arslan,et al.  Low power system on chip bus encoding scheme with crosstalk noise reduction capability , 2006 .

[20]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[21]  Cristina Silvano,et al.  Power optimization of system-level address buses based on software profiling , 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518).

[22]  M. Rajaram,et al.  A multi coding technique to reduce transition activity in VLSI circuits , 2014 .

[23]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[24]  Vincenzo Catania,et al.  Data Encoding Schemes in Networks on Chip , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[25]  Kevin Skadron,et al.  Odd/even bus invert with two-phase transfer for buses with coupling , 2002, ISLPED '02.

[26]  Seyed Ghassem Miremadi,et al.  On designing an efficient numerical-based forbidden pattern free crosstalk avoidance codec for reliable data transfer of NoCs , 2016, Microelectron. Reliab..

[27]  Partha Pratim Pande,et al.  Energy Reduction through Crosstalk Avoidance Coding in NoC Paradigm , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).