Evaluation of Soft Error Hardness of FinFET and FDSOI Processes by the PHITS-TCAD Simulation System
暂无分享,去创建一个
[1] S. Hareland,et al. Tri-Gate fully-depleted CMOS transistors: fabrication, design and layout , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).
[2] Neutron-induced semiconductor soft error simulation using the PHITS Monte Carlo simulator , 2003 .
[3] Yoshiharu Tosaka,et al. Measurement and analysis of neutron-induced soft errors in sub-half-micron CMOS circuits , 1998 .
[4] B. Narasimham,et al. Radiation-Induced Soft Error Rates of Advanced CMOS Bulk Devices , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.
[5] M. Nicolaidis,et al. Evaluation of a soft error tolerance technique based on time and/or space redundancy , 2000, Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat. No.PR00843).
[6] Yukinobu Watanabe,et al. Impact of Nuclear Reaction Models on Neutron-Induced Soft Error Rate Analysis , 2014, IEEE Transactions on Nuclear Science.
[7] Kazutoshi Kobayashi,et al. Dependence of Cell Distance and Well-Contact Density on MCU Rates by Device Simulations and Neutron Experiments in a 65-nm Bulk Process , 2014, IEEE Transactions on Nuclear Science.