A monolithic low phase noise 1.7GHz CMOS VCO for zero-IF cellular CDMA receivers

This paper presents a 1.7 GHz CMOS VCO with low-noise regulator which is implemented in a 0.25 /spl mu/m 5M process for zero-IF cellular CDMA receivers. A grounded varactor topology, using the junction diodes of an NFET transistor, is employed for fine tuning. The VCO has 350 MHz tuning range and achieves phase noise <-134 dBc/Hz at 900 kHz offset under a noisy supply (0.37 pV//spl radic/Hz PSD). The DC power sensitivity is smaller than 25 kHz/V.

[1]  Asad A. Abidi,et al.  RF-CMOS oscillators with switched tuning , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[2]  T. Melly,et al.  Design of high-Q varactors for low-power wireless applications using a standard CMOS process , 2000, IEEE Journal of Solid-State Circuits.

[3]  A. Hajimiri,et al.  Design issues in CMOS differential LC oscillators , 1999, IEEE J. Solid State Circuits.

[4]  B. Razavi,et al.  A 1.8 GHz CMOS voltage-controlled oscillator , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[5]  Krishnaswamy Nagaraj,et al.  A low supply voltage high PSRR voltage reference in CMOS process , 1995, IEEE J. Solid State Circuits.

[6]  E. Hegazi,et al.  23.4 A Filtering Technique to Lower Oscillator Phase Noise , 2008 .