M-CLOCK: migration-optimized page replacement algorithm for hybrid DRAM and PCM memory architecture
暂无分享,去创建一个
[1] Rami G. Melhem,et al. Increasing PCM main memory lifetime , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[2] Kyu Ho Park,et al. Efficient page caching algorithm with prediction and migration for a hybrid main memory , 2011, SIAP.
[3] Jun Yang,et al. Phase-Change Technology and the Future of Main Memory , 2010, IEEE Micro.
[4] Hyokyung Bahn,et al. CLOCK-DWF: A Write-History-Aware Page Replacement Algorithm for Hybrid PCM and DRAM Memory Architectures , 2014, IEEE Transactions on Computers.
[5] Sean Eilert,et al. Phase Change Memory: A New Memory Enables New Memory Usage Models , 2009, 2009 IEEE International Memory Workshop.
[6] Jun Yang,et al. A durable and energy efficient main memory using phase change memory technology , 2009, ISCA '09.
[7] Nicholas Nethercote,et al. Valgrind: A Program Supervision Framework , 2003, RV@CAV.
[8] Sunggu Lee,et al. Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU , 2012, DAC Design Automation Conference 2012.
[9] Song Jiang,et al. CLOCK-Pro: An Effective Improvement of the CLOCK Replacement , 2005, USENIX Annual Technical Conference, General Track.
[10] 梅村 恭司. Andrew S.Tanenbaum 著, "Operating systems, Design and implementation", PRENTICE-HALL, INC., Englewood Cliffs, B5変形判, 719p., \4,120 , 1988 .
[11] Tajana Simunic,et al. PDRAM: A hybrid PRAM and DRAM main memory system , 2009, 2009 46th ACM/IEEE Design Automation Conference.
[12] Vijayalakshmi Srinivasan,et al. Scalable high performance main memory system using phase-change memory technology , 2009, ISCA '09.
[13] Andrew S. Tanenbaum,et al. Operating systems: design and implementation , 1987, Prentice-Hall software series.