Fault-Tolerant Encryption for Space Applications

This paper is concerned with the use of commercial security algorithms like the Advanced Encryption Standard (AES) in Earth observation small satellites. The demand to protect the sensitive and valuable data transmitted from satellites to ground has increased and hence the need to use encryption on board. AES, which is a very popular choice in terrestrial communications, is slowly emerging as the preferred option in the aerospace industry including satellites. This paper first addresses the encryption of satellite imaging data using five AES modes - ECB, CBC, CFB, OFB and CTR. A detailed analysis of the effect of single even upsets (SEUs) on imaging data during on-board encryption using different modes of AES is carried out. The impact of faults in the data occurring during transmission to ground due to noisy channels is also discussed and compared for all the five modes of AES. In order to avoid data corruption due to SEUs, a novel fault-tolerant model of AES is presented, which is based on the Hamming error correction code. A field programmable gate array (FPGA) implementation of the proposed model is carried out and measurements of the power and throughput overhead are presented.

[1]  Riccardo Mariani,et al.  Scrubbing and partitioning for protection of memory systems , 2005, 11th IEEE International On-Line Testing Symposium.

[2]  T. Vladimirova,et al.  On-Board Encryption in Earth Observation Small Satellites , 2006, Proceedings 40th Annual 2006 International Carnahan Conference on Security Technology.

[3]  Nick Efford,et al.  Digital Image Processing: A Practical Introduction Using Java , 2000 .

[4]  M. S. Gussenhoven,et al.  Space Radiation Effects Program: an overview , 1993 .

[5]  T. Vladimirova,et al.  Investigation of Fault Propagation in Encryption of Satellite Images Using the AES Algorithm , 2006, MILCOM 2006 - 2006 IEEE Military Communications conference.

[6]  Ricardo P. Jasinski,et al.  Fault-Tolerance Techniques for SRAM-Based FPGAs , 2007, Comput. J..

[7]  C. Underwood.  The single-event-effect behaviour of commercial-off-the-shelf memory devices-A decade in low-Earth orbit , 1997 .

[8]  Keshab K. Parhi,et al.  High-speed VLSI architectures for the AES algorithm , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Sean Patrick Bain.  The Increasing Threat to Satellite Communications , 2003 .

[10]  Israel Koren,et al.  Error Analysis and Detection Procedures for a Hardware Implementation of the Advanced Encryption Standard , 2003, IEEE Trans. Computers.

[11]  E. Fuller,et al.  RADIATION TESTING UPDATE, SEU MITIGATION, AND AVAILABILITY ANALYSIS OF THE VIRTEX FPGA FOR SPACE RECONFIGURABLE COMPUTING. , 2000 .

[12]  J. Bibb Cain,et al.  Error-Correction Coding for Digital Communications , 1981 .

[13]  Anurag Tiwari,et al.  LOW POWER FPGA DESIGN TECHNIQUES FOR EMBEDDED SYSTEMS , 2005 .

[14]  Daniel A. Spielman,et al.  Efficient erasure correcting codes , 2001, IEEE Trans. Inf. Theory.

[15]  William E. Burr,et al.  Selecting the Advanced Encryption Standard , 2003, IEEE Secur. Priv..

[16]  A. F. Leon.  Field programmable gate arrays in space , 2003 .

[17]  Vincent Rijmen,et al.  The Design of Rijndael: AES - The Advanced Encryption Standard , 2002 .

[18]  Young-Chul Kim,et al.  VLSI implementation of an OFB processor for encryption of real-time data , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).