Interconnect considerations: Interconnect considerations

[1]  Victor V. Pavlov,et al.  Room-temperature ultrafast carrier and spin dynamics in GaAs probed by the photoinduced magneto-optical Kerr effect , 2001 .

[2]  R. J. Elliott,et al.  Theory of the Effect of Spin-Orbit Coupling on Magnetic Resonance in Some Semiconductors , 1954 .

[3]  M. Broekaart,et al.  Line resistance behaviour in narrow lines patterned by a TiN hard mask spacer for 45 nm node interconnects , 2004 .

[4]  D. Ralph,et al.  Spin transfer torque devices utilizing the giant spin Hall effect of tungsten , 2012, 1208.1711.

[5]  Jon M. Slaughter,et al.  Magnetoresistive random access memory using magnetic tunnel junctions , 2003, Proc. IEEE.

[6]  M. Johnson,et al.  Bipolar Spin Switch , 1993, Science.

[7]  John J. Plombon,et al.  Influence of phonon, geometry, impurity, and grain size on Copper line resistivity , 2006 .

[8]  Manfred Engelhardt,et al.  Impact of line edge roughness on the resistivity of nanometer-scale interconnects , 2004 .

[9]  S. Bandyopadhyay,et al.  An electron's spin---Part I , 2009, IEEE Potentials.

[10]  G. Klimeck,et al.  Atomistic Full-Band Design Study of InAs Band-to-Band Tunneling Field-Effect Transistors , 2009, IEEE Electron Device Letters.

[11]  S. Yuasa,et al.  Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions , 2004, Nature materials.

[12]  M. Julliere.  Tunneling between ferromagnetic films , 1975 .

[13]  I. Žutić,et al.  Temperature-dependent asymmetry of the nonlocal spin-injection resistance: evidence for spin nonconserving interface scattering. , 2005, Physical review letters.

[14]  Jian Xu,et al.  Demystifying 3D ICs: the pros and cons of going vertical , 2005, IEEE Design & Test of Computers.

[15]  Qin Zhang,et al.  Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.

[16]  Kaustav Banerjee,et al.  Interconnect limits on gigascale integration (GSI) in the 21st century , 2001, Proc. IEEE.

[17]  D. Ralph,et al.  Spin-Torque Switching with the Giant Spin Hall Effect of Tantalum , 2012, Science.

[18]  Jian-Gang Zhu,et al.  Magnetoresistive Random Access Memory: The Path to Competitiveness and Scalability , 2008, Proceedings of the IEEE.

[19]  Alain E. Kaloyeros,et al.  ZERO THICKNESS DIFFUSION BARRIERS AND METALLIZATION LINERS FOR NANOSCALE DEVICE APPLICATIONS , 2011 .

[20]  M. Wojtaszek,et al.  Enhancement of spin relaxation time in hydrogenated graphene spin-valve devices , 2012, 1209.2365.

[21]  M. W. Wu,et al.  Electron spin relaxation in graphene with random Rashba field: comparison of the D'yakonov–Perel' and Elliott–Yafet-like mechanisms , 2012 .

[22]  Takashi Kimura,et al.  Giant spin-accumulation signal and pure spin-current-induced reversible magnetization switching , 2008 .

[23]  J. Fabian,et al.  Theory of the spin relaxation of conduction electrons in silicon. , 2009, Physical review letters.

[24]  S. Datta,et al.  Electronic analog of the electro‐optic modulator , 1990 .

[25]  J. Baliga.  Chips go vertical [3D IC interconnection] , 2004, IEEE Spectrum.

[26]  H. Wong,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.

[27]  Yi Ji,et al.  Reduction of spin-flip scattering in metallic nonlocal spin valves , 2010 .

[28]  J.D. Meindl,et al.  Optimal interconnection circuits for VLSI , 1985, IEEE Transactions on Electron Devices.

[29]  A. Naeemi,et al.  Roles of Doping, Temperature, and Electric Field on Spin Transport Through Semiconducting Channels in Spin Valves , 2013, IEEE Transactions on Nanotechnology.

[30]  H. Kodera.  Dyson Effect in the Electron Spin Resonance of Phosphorus Doped Silicon , 1970 .

[31]  A. Umerski,et al.  Theory of tunneling magnetoresistance of an epitaxial Fe/MgO/Fe(001) junction , 2001 .

[32]  Satoshi Sugahara,et al.  Spin-Transistor Electronics: An Overview and Outlook , 2010, Proceedings of the IEEE.

[33]  Mohammad Salehi Fashami,et al.  Magnetization dynamics, Bennett clocking and associated energy dissipation in multiferroic logic. , 2010, Nanotechnology.

[34]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[35]  Ashok V. Krishnamoorthy,et al.  Computer Systems Based on Silicon Photonic Interconnects A proposed supercomputer-on-a-chip with optical interconnections between processing elements will require development of new lower-energy optical components and new circuit architectures that match electrical datapaths to complementary optical , 2009 .

[36]  Kinder,et al.  Large magnetoresistance at room temperature in ferromagnetic thin film tunnel junctions. , 1995, Physical review letters.

[37]  B. V. van Wees,et al.  Anisotropic spin relaxation in graphene. , 2008, Physical review letters.

[38]  Mark Johnson,et al.  The bipolar spin transistor , 1996 .

[39]  A. R. Bungay,et al.  Direct measurement of carrier spin relaxation times in opaque solids using the specular inverse Faraday effect , 1997 .

[40]  A. Naeemi,et al.  Communicating Novel Computational State Variables: Post-CMOS Logic , 2013, IEEE Nanotechnology Magazine.

[41]  D. Nikonov,et al.  Operation and Modeling of Semiconductor Spintronics Computing Devices , 2008 .

[42]  H. Kodera.  Effect of Doping on the Electron Spin Resonance in Phosphorus Doped Silicon. III. Absorption Intensity , 1969 .

[43]  Azad Naeemi,et al.  Interconnects for Novel State Variables: Performance Modeling and Device and Circuit Implications , 2010, IEEE Transactions on Electron Devices.

[44]  Charles H. Bennett,et al.  The thermodynamics of computation—a review , 1982 .

[45]  J. M. Daughton,et al.  Magnetic Tunneling Applied to Memory (Invited) , 1997 .

[46]  Jayasimha Atulasimha,et al.  Hybrid spintronics and straintronics: A magnetic technology for ultra low energy computing and signal processing , 2011, 1101.2222.

[47]  H. Dai,et al.  Room-temperature all-semiconducting sub-10-nm graphene nanoribbon field-effect transistors. , 2008, Physical review letters.

[48]  H. T. Jonkman,et al.  Electronic spin transport in graphene field-effect transistors , 2009, 0908.1039.

[49]  Kazuhiro Ito,et al.  Electrical resistivity of polycrystalline Cu interconnects with nano-scale linewidth , 2006 .

[50]  Jae Young Lee,et al.  Alternate State Variables for Emerging Nanoelectronic Devices , 2009, IEEE Transactions on Nanotechnology.

[51]  Payman Zarkesh-Ha,et al.  Interconnect opportunities for gigascale integration , 2002, IBM J. Res. Dev..

[52]  W. Windl,et al.  Full first-principles theory of spin relaxation in group-IV materials. , 2010, Physical review letters.

[53]  Kang L. Wang,et al.  Feasibility study of logic circuits with a spin wave bus , 2007, Nanotechnology.

[54]  E. Joseph,et al.  A three-terminal spin-torque-driven magnetic switch , 2009 .

[55]  James A. Hutchby,et al.  Limits to binary logic switch scaling - a gedanken model , 2003, Proc. IEEE.

[56]  Raymond G. Beausoleil,et al.  Nanoelectronic and Nanophotonic Interconnect , 2008, Proceedings of the IEEE.

[57]  D. Haviland,et al.  Spin-flip scattering at Al surfaces , 2006, cond-mat/0602143.

[58]  D. Lepine,et al.  Spin Resonance of Localized and Delocalized Electrons in Phosphorus-Doped Silicon between 20 and 30 °K , 1970 .

[59]  S. Datta,et al.  Proposal for an all-spin logic device with built-in memory. , 2010, Nature nanotechnology.