Compensation and Regulation Solutions’ Synthesis
暂无分享,去创建一个
[1] Hong Wang,et al. An energy-efficient graphics processor featuring fine-grain DVFS with integrated voltage regulators, execution-unit turbo, and retentive sleep in 14nm tri-gate CMOS , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).
[2] Vivek De,et al. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[3] M. Tsai,et al. Device properties in 90 nm and beyond and implications on circuit design , 2003, IEEE International Electron Devices Meeting 2003.
[4] Trevor Mudge,et al. Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads , 2002, ICCAD 2002.
[5] O. Faynot,et al. Total Ionizing Dose Effects Mitigation Strategy for Nanoscaled FDSOI Technologies , 2014, IEEE Transactions on Nuclear Science.
[6] Daniel M. Fleetwood,et al. Evolution of Total Ionizing Dose Effects in MOS Devices With Moore’s Law Scaling , 2018, IEEE Transactions on Nuclear Science.