A 446.6K-gates 0.55–1.2V H.265/HEVC decoder for next generation video applications

An architecture of H.265/HEVC video decoder for next generation video applications is presented. By exploiting near-lossless data compression and Sharing Above Line Buffer (SALB) schemes, both memory bandwidth and on-chip storage can be reduced. Moreover, cross-stage scheduling is applied to the 4-stage decoding pipeline to minimize idle computations. Fabricated in 90nm 1P9M CMOS process, the test chip of the proposed H.265/HEVC video decoder occupies an area of 1.60×1.98mm2 to achieve 1080p@30fps and 720p@30fps realtime decoding with power consumption of 36.90 and 9.57mW.

[1]  Liang-Gee Chen,et al.  A 59.5mW scalable/multi-view video decoder chip for Quad/3D Full HDTV and video streaming applications , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[2]  Chen-Yi Lee,et al.  A 125/spl mu/w, fully scalable MPEG-2 and H.264/AVC video decoder for mobile applications , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[3]  Yongdong Zhang,et al.  High Efficiency Video Coding: High Efficiency Video Coding , 2014 .

[4]  Liang-Gee Chen,et al.  A 216fps 4096×2160p 3DTV set-top box SoC for free-viewpoint 3DTV applications , 2011, 2011 IEEE International Solid-State Circuits Conference.

[5]  Chen-Yi Lee,et al.  A 125 µW, Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications. , 2007 .

[6]  Yao Li,et al.  An area-efficient high-accuracy prediction-based CABAC decoder architecture for H.264/AVC , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[7]  Anantha Chandrakasan,et al.  A 249Mpixel/s HEVC video-decoder chip for Quad Full HD applications , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[8]  Satoshi Goto,et al.  A 2Gpixel/s H.264/AVC HP/MVC video decoder chip for Super Hi-Vision and 3DTV/FTV applications , 2012, 2012 IEEE International Solid-State Circuits Conference.