IP Watermarking Using Incremental Technology Mapping at Logic Synthesis Level

This paper proposes an adaptive watermarking technique by modulating some closed cones in an originally optimized logic network (master design) for technology mapping. The headroom of each disjoint closed cone is evaluated based on its slack and slack sustainability. The notion of slack sustainability in conjunction with an embedding threshold enables closed cones in the critical path to be qualified as watermark hosts if their slacks can be better preserved upon remapping. The watermark is embedded by remapping only qualified disjoint closed cones randomly selected and templates constrained by the signature. This parametric formulation provides a means to capitalize on the headroom of a design to increase the signature length or strengthen the watermark resilience. With the master design, the watermarked design can be authenticated as in nonoblivious media watermarking. Experimental results show that the design can be efficiently marked by our method with low overhead.

[1]  Miodrag Potkonjak,et al.  Fingerprinting Digital Circuits on Programmable Hardware , 1998, Information Hiding.

[2]  Chip-Hong Chang,et al.  Stego-signature at logic synthesis level for digital design IP protection , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[3]  Jason Cong,et al.  Depth optimal incremental mapping for field programmable gate arrays , 2000, DAC.

[4]  Sofiène Tahar,et al.  A public-key watermarking technique for IP designs , 2005, Design, Automation and Test in Europe.

[5]  J.-Y. Jou,et al.  Sensitisable-path-oriented clustered voltage scaling technique for low power , 1998 .

[6]  Miodrag Potkonjak,et al.  Hiding Signatures in Graph Coloring Solutions , 1999, Information Hiding.

[7]  Miodrag Potkonjak,et al.  Watermarking while preserving the critical path , 2000, Proceedings 37th Design Automation Conference.

[8]  Amr T. Abdel-Hamid,et al.  A Survey on IP Watermarking Techniques , 2004, Des. Autom. Embed. Syst..

[9]  Chip-Hong Chang,et al.  Fuzzy-ART based adaptive digital watermarking scheme , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[10]  Miodrag Potkonjak,et al.  Constraint-based watermarking techniques for design IP protection , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  M. Potkonjak,et al.  FPGA fingerprinting techniques for protecting intellectual property , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[12]  Spyros Tragoudas,et al.  Rewiring for watermarking digital circuit netlists , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Jason Cong,et al.  Intellectual property protection by watermarking combinational logic synthesis solutions , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[14]  Miodrag Potkonjak,et al.  Techniques for intellectual property protection of DSP designs , 1998, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP '98 (Cat. No.98CH36181).

[15]  Miodrag Potkonjak,et al.  Local watermarks: methodology and application to behavioral synthesis , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Jason Cong,et al.  Protecting Combinational Logic Synthesis Solutions , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Miodrag Potkonjak,et al.  Intellectual Property Protection in VLSI Designs: Theory and Practice , 2003 .