Test pin count reduction for NoC-based Test delivery in multicore SOCs

We present the first pin-count-aware optimization approach for test data delivery over a network-on-chip (NoC). By co-optimizing core test scheduling and pin assignment to access points, the limited I/O resources provided by automated test equipment (ATE) can be used more effectively. This approach allows us to lower test cost by reducing test time for a given pin budget, or by reducing the number of test pins without impacting test time. To further improve resource utilization, we consider the use of MISRs for compacting the test responses of embedded cores. Experimental results for ITC'02 test benchmarks demonstrate that pin-count-aware co-optimization leads to shorter test times for a given pin-count budget and fewer pins for a given test-time budget. The results also highlight the advantages of the proposed use of output compaction.

[1]  Luigi Carro,et al.  Power-aware noc reuse on the testing of core-based systems , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[2]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[3]  Rabi N. Mahapatra,et al.  Time-Division-Multiplexed Test Delivery for NoC Systems , 2008, IEEE Design & Test of Computers.

[4]  Alexandre M. Amory,et al.  Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism , 2007, IET Comput. Digit. Tech..

[5]  Alexandre M. Amory,et al.  DfT for the Reuse of Networks-on-Chip as Test Access Mechanism , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[6]  Dhiraj K. Pradhan,et al.  Reuse-based test access and integrated test scheduling for network-on-chip , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[7]  Erik Jan Marinissen,et al.  A set of benchmarks for modular testing of SOCs , 2002, Proceedings. International Test Conference.

[8]  Sybille Hellebrand,et al.  Reusing NoC-infrastructure for test data compression , 2010, 2010 28th VLSI Test Symposium (VTS).

[9]  Yu Hu,et al.  Channel Width Utilization Improvement in Testing NoC-Based Systems for Test Time Reduction , 2008, 4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008).

[10]  Dhiraj K. Pradhan,et al.  Test scheduling for network-on-chip with BIST and precedence constraints , 2004, 2004 International Conferce on Test.

[11]  Erik Jan Marinissen,et al.  Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[12]  Érika F. Cota,et al.  Constraint-Driven Test Scheduling for NoC-Based Systems , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Érika F. Cota,et al.  Improving the Test of NoC-Based SoCs with Help of Compression Schemes , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[14]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[15]  Luigi Carro,et al.  The impact of NoC reuse on the testing of core-based systems , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[16]  Alexandre M. Amory,et al.  Wrapper Design for the Reuse of Networks-on-Chip as Test Access Mechanism , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[17]  Érika F. Cota,et al.  Power-aware test scheduling in network-on-chip using variable-rate on-chip clocking , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[18]  Erik Jan Marinissen,et al.  Effective and efficient test architecture design for SOCs , 2002, Proceedings. International Test Conference.

[19]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[20]  Kees G. W. Goossens,et al.  Bandwidth Analysis for Reusing Functional Interconnect as Test Access Mechanism , 2008, 2008 13th European Test Symposium.

[21]  Hans-Joachim Wunderlich,et al.  Structural Test for Graceful Degradation of NoC Switches , 2011, 2011 Sixteenth IEEE European Test Symposium.

[22]  Fawnizu Azmadi Hussin,et al.  Optimization of NoC Wrapper Design under Bandwidth and Test Time Constraints , 2007, 12th IEEE European Test Symposium (ETS'07).

[23]  Giovanni De Micheli,et al.  Design, synthesis, and test of networks on chips , 2005, IEEE Design & Test of Computers.

[24]  Luigi Carro,et al.  Reusing an on-chip network for the test of core-based systems , 2004, TODE.

[25]  Giorgio Gambosi,et al.  Complexity and approximation: combinatorial optimization problems and their approximability properties , 1999 .

[26]  Ming Li,et al.  An efficient wrapper scan chain configuration method for network-on-chip testing , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).