论文信息 - Characterization and design of a low-power, high-performance cache architecture

Characterization and design of a low-power, high-performance cache architecture

We present results of characterization of power dissipation in on-chip cache memories. Details of power dissipated in different sub-circuits are presented. These results reveal that the memory peripherals and bit array dissipate comparable power. To optimize performance and power of a processor's cache, a multi-divided module (MDM) cache architecture is proposed to save power at memory peripherals as well as the bit array. Comparisons of MDM with conventional cache architectures for energy utilization and performance are presented.

U. Ko | P. T. Balsara | P. Balsara | U. Ko

[1] Junzo Yamada,et al. 1-V, 30-MHz memory-macrocell-circuit technology with a 0.5-/spl mu/m multi-threshold CMOS , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[2] Y. Nakagome,et al. Trends in low-power RAM circuit technologies , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[3] Neil Weste,et al. Principles of CMOS VLSI Design , 1985 .

[4] D. T. Wong,et al. An 11-ns 8K*18 CMOS static RAM with 0.5- mu m devices , 1988 .

[5] Roelof Herman Willem Salters,et al. A 25-ns low-power full-CMOS 1-Mbit (128 K*8) SRAM , 1988 .

[6] Morinosato Wakamiya. 1-V, 30-MHz Memory-Macrocell-Circuit Technology with a 0.5-pm Multi-threshold CMOS , 1994 .

[7] Bharadwaj Amrutur,et al. Techniques to reduce power in fast wide memories [CMOS SRAMs] , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.