Periodic licensing of FPGA based intellectual property

This work describes a method of licensing IP on FPGAs based on techniques derived from software licensing schemes. Current software and hardware licensing techniques are described in detail, including a survey of current research in the fields of FPGA security, secure memory technologies, and cryptography. A licensing architecture for FPGA IP is proposed, and an implementation on a Xilinx Vertex 2 FPGA demonstrates that expiration of FPGA based IP can be achieved. Future work includes the development of a hardware architecture for consumer products that supports licensable IP cores as well as their delivery

[1]  C. Kikkert,et al.  Digital Companding Techniques , 1974, IEEE Trans. Commun..

[2]  Earl E. Swartzlander,et al.  The Sign/Logarithm Number System , 1975, IEEE Transactions on Computers.

[3]  Thomas Kailath,et al.  Fast, fixed-order, least-squares algorithms for adaptive filtering , 1983, ICASSP.

[4]  Kazuhiko Ozeki,et al.  An adaptive filtering algorithm using an orthogonal projection to an affine subspace and its properties , 1984 .

[5]  S. Thomas Alexander,et al.  Adaptive Signal Processing , 1986, Texts and Monographs in Computer Science.

[6]  Yannis Tsividis,et al.  Companding in signal processing , 1990 .

[7]  David Lewis,et al.  A 30-b integrated logarithmic number system processor , 1991 .

[8]  T. Kailath,et al.  Numerically stable fast transversal filters for recursive least squares adaptive filtering , 1991, IEEE Trans. Signal Process..

[9]  Dennis G. Abraham,et al.  Transaction Security System , 1991, IBM Syst. J..

[10]  I. Koren.  Computer arithmetic algorithms , 2018 .

[11]  Steven L. Gay,et al.  The fast affine projection algorithm , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[12]  J. N. Coleman.  Simplification of table structure in logarithmic arithmetic , 1995 .

[13]  B. Champagne,et al.  On the use of a modified fast affine projection algorithm in subbands for acoustic echo cancelation , 1996, 1996 IEEE Digital Signal Processing Workshop Proceedings.

[14]  M. Potkonjak,et al.  FPGA fingerprinting techniques for protecting intellectual property , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[15]  John N. Coleman,et al.  A 32 bit logarithmic arithmetic unit and its performance compared to floating-point , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).

[16]  B. Farhang-Boroujeny,et al.  FPGA implementation of acoustic echo cancelling , 1999, Proceedings of IEEE. IEEE Region 10 Conference. TENCON 99. 'Multimedia Technology for Asia-Pacific Information Infrastructure' (Cat. No.99CH37030).

[17]  Premkumar T. Devanbu,et al.  Software engineering for security: a roadmap , 2000, ICSE '00.

[18]  Jirí Kadlec,et al.  Arithmetic on the European Logarithmic Microprocessor , 2000, IEEE Trans. Computers.

[19]  Luca Benini,et al.  Hardware/software IP protection , 2000, Proceedings 37th Design Automation Conference.

[20]  Heping Ding.  A stable fast affine projection adaptation algorithm suitable for low-cost processors , 2000, 2000 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.00CH37100).

[21]  Anthony D. Fagan,et al.  Implementation of (Normalised) RLS Lattice on Virtex , 2001, FPL.

[22]  Tom Kean.  Secure Configuration of a Field Programmable Gate Array , 2001, The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01).

[23]  T. Kean.  Secure configuration of Field Programmable Gate arrays , 2001 .

[24]  Su An Jang,et al.  Design and implementation of an acoustic echo canceller , 2002, Proceedings. IEEE Asia-Pacific Conference on ASIC,.

[25]  Anthony D. Fagan,et al.  The Gauss-Seidel fast affine projection algorithm , 2002, IEEE Workshop on Signal Processing Systems.

[26]  Jirí Kadlec,et al.  Logarithmic Number System and Floating-Point Arithmetics on FPGA , 2002, FPL.

[27]  Tom Kean,et al.  Cryptographic rights management of FPGA intellectual property cores , 2002, FPGA '02.

[28]  Anthony D. Fagan,et al.  Pipelined implementations of the a Priori Error-Feedback LSL algorithm using logarithmic arithmetic , 2002, 2002 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[29]  Srinivas Devadas,et al.  Controlled physical random functions , 2002, 18th Annual Computer Security Applications Conference, 2002. Proceedings..

[30]  Yuval Ishai,et al.  Private Circuits: Securing Hardware against Probing Attacks , 2003, CRYPTO.

[31]  Jean-Jacques Quisquater,et al.  Power Analysis of FPGAs: How Practical is the Attack? , 2003, FPL.

[32]  Gang Qu,et al.  Zero overhead watermarking technique for FPGA designs , 2003, GLSVLSI '03.

[33]  Lattice adaptive filter implementation for FPGA , 2003, FPGA '03.

[34]  Christof Paar,et al.  How Secure Are FPGAs in Cryptographic Applications? , 2003, FPL.

[35]  Christof Paar,et al.  Cryptography on FPGAs: State of the Art Implementations and Attacks , 2003 .

[36]  Jesse Kempa,et al.  FPGA based embedded processing architecture for the QRD-RLS algorithm , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[37]  Premysl Sucha,et al.  Scheduling of iterative algorithms on FPGA with pipelined arithmetic unit , 2004, Proceedings. RTAS 2004. 10th IEEE Real-Time and Embedded Technology and Applications Symposium, 2004..

[38]  Seokhie Hong,et al.  Related Key Differential Attacks on 27 Rounds of XTEA and Full-Round GOST , 2004, FSE.

[39]  Keith D. Underwood,et al.  FPGAs vs. CPUs: trends in peak floating-point performance , 2004, FPGA '04.

[40]  Karl S. Hemmert,et al.  A comparison of floating point and logarithmic number systems for FPGAs , 2005, 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05).

[41]  Yuriy V. Zakharov,et al.  Coordinate descent iterations in fast affine projection algorithm , 2005, IEEE Signal Processing Letters.

[42]  H.J. Whitehouse.  Implicit Sampling Analog-to-Digital Converter , 2006, 2006 IEEE 12th Digital Signal Processing Workshop & 4th IEEE Signal Processing Education Workshop.

[43]  Charles L. Byrne,et al.  Applied Iterative Methods , 2007 .

[44]  Jirí Kadlec,et al.  The European Logarithmic Microprocesor , 2008, IEEE Transactions on Computers.