Active defense against counterfeiting attacks through robust antifuse-based on-chip locks

The rapidly rising incidences of counterfeit Integrated Circuits (ICs) in the semiconductor supply chain pose a significant threat to the electronic industry. These ICs may suffer from functional, performance or reliability issues and can affect design houses, chip manufacturers, system designers as well as end users. The standard chip/package/system level tests are often inadequate in detecting various forms of counterfeit ICs. On the other hand, design approaches that enable IC authentication are often not attractive due to significant design effort, hardware overhead and test cost. In this paper, we propose a novel defense against counterfeiting attacks through a “chip locking approach”, where an IC is made non-operational by locking select pins through insertion of Antifuse (AF) devices in input/output circuitry. It can be unlocked through application of a hard-to-clone key. The key is internally stored in a onetime programmable non-volatile memory. The key storage and comparison circuit is protected against reverse engineering and side-channel analysis attacks. Through mathematical analysis and simulation results, we demonstrate that the proposed mechanism provides high level of protection against all major forms of counterfeiting attacks (reselling, remarking and cloning) at ultralow overhead (<; 0.01% area).

[1]  S. Chiang,et al.  Antifuse structure comparison for field programmable gate arrays , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[2]  D. Mckenzie,et al.  A comparative study of the on-off switching behavior of metal-insulator-metal antifuses , 2000, IEEE Electron Device Letters.

[3]  Hiroshi Ito,et al.  Pure CMOS one-time programmable memory using gate-ox anti-fuse , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[4]  Kwyro Lee,et al.  A 32-KB Standard CMOS Antifuse One-Time Programmable ROM Embedded in a 16-bit Microcontroller , 2006, IEEE Journal of Solid-State Circuits.

[5]  Swarup Bhunia,et al.  VIm-Scan: A Low Overhead Scan Design Approach for Protection of Secret Key in Scan-Based Secure Chips , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[6]  Xiang Chen,et al.  Electrically Programmable Fuse (eFUSE): From Memory Redundancy to Autonomic Chips , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[7]  C.H. Kim,et al.  Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits , 2007, 2007 IEEE Symposium on VLSI Circuits.

[8]  Farinaz Koushanfar,et al.  Active Hardware Metering for Intellectual Property Protection and Security , 2007, USENIX Security Symposium.

[9]  S. Bhunia,et al.  Hardware protection and authentication through netlist level obfuscation , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[10]  Swarup Bhunia,et al.  MECCA: A Robust Low-Overhead PUF Using Embedded Memory Array , 2011, CHES.

[11]  Mark Mohammad Tehranipoor,et al.  Identification of recovered ICs using fingerprints from a light-weight on-chip sensor , 2012, DAC Design Automation Conference 2012.

[12]  Counterfeit IC Detection and Challenges Ahead , 2013 .

[13]  Yiorgos Makris,et al.  Counterfeit electronics: A rising threat in the semiconductor manufacturing industry , 2013, 2013 IEEE International Test Conference (ITC).

[14]  Patrick Schaumont,et al.  Using Virtual Secure Circuit to Protect Embedded Software from Side-Channel Attacks , 2013, IEEE Transactions on Computers.