Analog circuit reliability in sub-32 nanometer CMOS: Analysis and mitigation

The paper discusses reliability threats and opportunities for analog circuit design in high-k sub-32 nanometer technologies. Compared to older SiO2 or SiON based technologies, transistor reliability is found to be worse in high-k nodes due to larger oxide electric fields, the severely aggravated PBTI effect and increased time-dependent variability. Conventional reliability margins, based on accelerated stress measurements on individual transistors, are no longer sufficient nor adequate for analog circuit design. As a means to find more accurate, circuit-dependent reliability margins, advanced degradation effect models are reviewed and an efficient method for stochastic circuit reliability simulation is discussed. Also, an example 6-bit 32nm current-steering digital-to-analog converter is studied. Experiments demonstrate how the proposed simulation tool, combined with novel design techniques, can provide an up to 89% better area-power product of the analog part of the circuit under study, while still guaranteeing a 99.7% yield over a lifetime of 5 years.

[1]  Elyse Rosenbaum,et al.  Berkeley reliability tools-BERT , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  R. Degraeve,et al.  Channel Hot-Carrier degradation in short channel devices with high-k/metal gate stacks , 2009, 2009 Spanish Conference on Electron Devices.

[3]  Chenming Hu,et al.  Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and Improvement , 1985, IEEE Journal of Solid-State Circuits.

[4]  B. Weir,et al.  A study of soft and hard breakdown - Part II: Principles of area, thickness, and voltage scaling , 2002 .

[5]  Georges Gielen,et al.  NBTI model for analogue IC reliability simulation , 2010 .

[6]  Georges G. E. Gielen,et al.  Emerging Yield and Reliability Challenges in Nanometer CMOS Technologies , 2008, 2008 Design, Automation and Test in Europe.

[7]  Georges G. E. Gielen,et al.  Stochastic circuit reliability analysis , 2011, 2011 Design, Automation & Test in Europe.

[8]  Trond Ytterdal,et al.  Analog Circuit Design in Nanoscale CMOS Technologies , 2009, Proceedings of the IEEE.

[9]  Mark Y. Liu,et al.  Reliability characterization of 32nm high-K and Metal-Gate logic transistor technology , 2010, 2010 IEEE International Reliability Physics Symposium.

[10]  Moonju Cho,et al.  Positive and negative bias temperature instability on sub-nanometer eot high-K MOSFETs , 2010, 2010 IEEE International Reliability Physics Symposium.

[11]  D. Schroder,et al.  Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing , 2003 .

[12]  Georges G. E. Gielen,et al.  Efficient Variability-Aware NBTI and Hot Carrier Circuit Reliability Analysis , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  T. Grasser,et al.  Ubiquitous relaxation in BTI stressing—New evaluation and insights , 2008, 2008 IEEE International Reliability Physics Symposium.

[14]  Chenming Hu,et al.  Hot-electron-induced MOSFET degradation—Model, monitor, and improvement , 1985, IEEE Transactions on Electron Devices.

[15]  R. Degraeve,et al.  Review of reliability issues in high-k/metal gate stacks , 2008, 2008 15th International Symposium on the Physical and Failure Analysis of Integrated Circuits.

[16]  Jordi Suñé,et al.  Power-law voltage acceleration: A key element for ultra-thin gate oxide reliability , 2005, Microelectron. Reliab..

[17]  T. Grasser,et al.  Statistics of Multiple Trapped Charges in the Gate Oxide of Deeply Scaled MOSFET Devices—Application to NBTI , 2010, IEEE Electron Device Letters.

[18]  Chenming Hu,et al.  Lucky-electron model of channel hot-electron injection in MOSFET'S , 1984, IEEE Transactions on Electron Devices.

[19]  L. Larcher,et al.  Mechanism of high-k dielectric-induced breakdown of the interfacial SiO2 layer , 2010, 2010 IEEE International Reliability Physics Symposium.

[20]  R. Degraeve,et al.  Trends and perspectives for electrical characterization and reliability assessment in advanced CMOS technologies , 2010, 2010 Proceedings of the European Solid State Device Research Conference.

[21]  Michiel Steyaert,et al.  Analog Circuit Design , 2005, Springer US.

[22]  James H. Stathis,et al.  The negative bias temperature instability in MOS devices: A review , 2006, Microelectron. Reliab..

[23]  G. Gielen,et al.  A 14-bit 200-MHz Current-Steering DAC With Switching-Sequence Post-Adjustment Calibration , 2007, IEEE Journal of Solid-State Circuits.

[24]  H. Kufluoglu,et al.  A geometrical unification of the theories of NBTI and HCI time-exponents and its implications for ultra-scaled planar and surround-gate MOSFETs , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[25]  Margaret J. Robertson,et al.  Design and Analysis of Experiments , 2006, Handbook of statistics.

[26]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[27]  Georges G. E. Gielen,et al.  An analytical model for hot carrier degradation in nanoscale CMOS suitable for the simulation of degradation in analog IC applications , 2008, Microelectron. Reliab..