A Novel Low Power Digitally Controlled Oscillator with Improved linear Operating Range

In this paper, an ultra low power and low jitter 12bit CMOS digitally controlled oscillator (DCO) design is presented. Based on a ring oscillator implemented with low power Schmitt trigger based inverters. Simulation of the proposed DCO using 32nm CMOS Predictive Transistor Model (PTM) achieves controllable frequency range of 550MHz~830MHz with a wide linearity and high resolution. Monte Carlo simulation demonstrates that the time-period jitter due to random power supply fluctuation is under 31ps and the power consumption is 0.5677mW at 750MHz with 1.2V power supply and 0.53-ps resolution. The proposed DCO has a good robustness to voltage and temperature variations and better linearity comparing to the conventional design.

[1]  M. Saint-Laurent,et al.  A digitally controlled oscillator constructed using adjustable resistors , 2001, 2001 Southwest Symposium on Mixed-Signal Design (Cat. No.01EX475).

[2]  V. A. Pedroni,et al.  Low-voltage high-speed Schmitt trigger and compact window comparator , 2005 .

[3]  N. Felber,et al.  A delay-line based DCO for multimedia applications using digital standard cells only , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[4]  Thomas Olsson,et al.  Portable digital clock generator for digital signal processing applications , 2003 .

[5]  Poras T. Balsara,et al.  Phase-domain all-digital phase-locked loop , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Ching-Che Chung,et al.  A portable digitally controlled oscillator using novel varactors , 2005, IEEE Trans. Circuits Syst. II Express Briefs.

[7]  J. Lundberg,et al.  An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .

[8]  Baher Haroun,et al.  A robust digital delay line architecture in a 0.13 /spl mu/m CMOS technology node for reduced design and process sensitivities , 2002, Proceedings International Symposium on Quality Electronic Design.

[9]  B. Razavi.  Monolithic phase-locked loops and clock recovery circuits : theory and design , 1996 .

[10]  D. L. Schilling,et al.  AN ALL DIGITAL PHASE LOCKED LOOP , 1972 .

[11]  Ching-Che Chung,et al.  An all-digital phase-locked loop for high-speed clock generation , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[12]  Pietro Andreani,et al.  A Digitally Controlled Shunt Capacitor CMOS Delay Line , 1999 .

[13]  P. Nilsson,et al.  A digitally controlled PLL for SoC applications , 2004, IEEE Journal of Solid-State Circuits.

[14]  M. Torkelson,et al.  A monolithic digital clock-generator for on-chip clocking of custom DSP's , 1996 .