A 2.74–5.37GHz boosted-gain type-I PLL with <15% loop filter area

This paper describes a 64% locking-range type-I LC PLL architecture with a small loop filter area. By employing a dual-path LC VCO with a boosted open-loop gain at dc, a reference spur or a static phase error problem with a large frequency offset in the type-I PLL is alleviated. The prototype PLL is implemented in 0.13μm CMOS, achieving 2.74-to-5.37GHz locking range with <;-50dBc reference spur over active locking range.

[1]  K. O. Kenneth,et al.  Demonstration of a switched resonator concept in a dual-band monolithic CMOS LC-tuned VCO , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[2]  Waleed Khalil,et al.  A 1MHz-bandwidth type-I ΔΣ fractional-N synthesizer for WiMAX applications , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Luca Selmi,et al.  Modeling, design and characterization of a new low jitter analog dual tuning LC-VCO PLL architecture , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[4]  Zhihua Wang,et al.  A low-cost, leakage-insensitive semi-digital PLL with linear phase detection and FIR-embedded digital frequency acquisition , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[5]  A.L.S. Loke,et al.  A Versatile 90-nm CMOS Charge-Pump PLL for SerDes Transmitter Clocking , 2006, IEEE Journal of Solid-State Circuits.

[6]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[7]  Woogeun Rhee,et al.  A uniform bandwidth PLL using a continuously tunable single-input dual-path LC VCO for 5Gb/s PCI express Gen2 application , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[8]  Xueyi Yu,et al.  Low-noise fractional-N PLL design with mixed-mode triple-input LC VCO in 65nm CMOS , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.