Parallel resultant elimination algorithm to solve the selective harmonic elimination problem

Although the resultant elimination method can get all the possible solutions for the selective harmonic elimination (SHE) problem without the selection of initial values, it still has some fatal shortcomings, such as the high computation burden and the huge memory consumption caused by the intermediate expression swell in the procedure of computing the symbolic determinant of the Sylvester matrix. On the basis of the principle of polynomial interpolation, an algorithm framework is proposed to compute the resultant polynomials, which contains the following two major steps: the evaluation of numerical interpolation points and the solution of linear equations. This approach avoids symbolic computing whose computation complexity is usually very high, furthermore, both of these two steps are suitable for parallel implementing which can speed up the computing tremendously. By using the extended n-dimensional Bjorck–Pereyra's algorithm, this algorithm framework is implemented on a parallel computing system, and it has been used to solve the SHE equations for two-level, three-level, and multilevel inverters. As all the possible solutions can be found by this algorithm, the optimal solutions which have the lowest total harmonic distortion can be identified. Experiment results verify the correctness and effectiveness of the proposed method.

[1]  Leon M. Tolbert,et al.  Adaptive Selective Harmonic Minimization Based on ANNs for Cascade Multilevel Inverters With Varying DC Sources , 2013, IEEE Transactions on Industrial Electronics.

[2]  Georgios Konstantinou,et al.  A Review of Multilevel Selective Harmonic Elimination PWM: Formulations, Solving Algorithms, Implementation and Applications , 2015, IEEE Transactions on Power Electronics.

[3]  M. Ermis,et al.  VSC-Based D-STATCOM With Selective Harmonic Elimination , 2007, IEEE Transactions on Industry Applications.

[4]  Chengxiong Mao,et al.  Fundamental modulation strategy with selective harmonic elimination for multilevel inverters , 2014 .

[5]  Toshiji Kato,et al.  Sequential homotopy-based computation of multiple solutions for selected harmonic elimination in PWM inverters , 1999 .

[6]  Zhong Du,et al.  Control of a multilevel converter using resultant theory , 2003, IEEE Trans. Control. Syst. Technol..

[7]  Richard G. Hoft,et al.  Generalized Techniques of Harmonic Elimination and Voltage Control in Thyristor Inverters: Part I--Harmonic Elimination , 1973 .

[8]  Javier Chivite-Zabalza,et al.  A Large-Power Voltage Source Converter for FACTS Applications Combining Three-Level Neutral-Point-Clamped Power Electronic Building Blocks , 2013, IEEE Transactions on Industrial Electronics.

[9]  Mohamad Reza Banaei,et al.  Solution for selective harmonic optimisation in diode-clamped inverters using radial basis function neural networks , 2014 .

[10]  A. Moeini,et al.  DC link voltage balancing approach for cascaded H-bridge active rectifier based on selective harmonic elimination-pulse width modulation , 2015 .

[11]  J. Sun,et al.  Optimal PWM based on real-time solution of harmonic elimination equations , 1996 .

[12]  Zhenbing Zeng,et al.  Parallel computation of determinants of matrices with multivariate polynomial entries , 2012, Science China Information Sciences.

[13]  J. Chiasson,et al.  The Use of Power Sums to Solve the Harmonic Elimination Equations for Multilevel Converters , 2005 .

[14]  Yongchang Zhang,et al.  A Hybrid PWM Applied to High-Power Three-Level Inverter-Fed Induction-Motor Drives , 2011, IEEE Transactions on Industrial Electronics.

[15]  Zhong Du,et al.  Elimination of harmonics in a multilevel converter using the theory of symmetric polynomials and resultants , 2005, IEEE Transactions on Control Systems Technology.

[16]  Hossein Iman-Eini,et al.  Optimal selective harmonic elimination for cascaded H-bridge-based multilevel rectifiers , 2014 .

[17]  Bin Wu,et al.  A Generalized Formulation of Quarter-Wave Symmetry SHE-PWM Problems for Multilevel Inverters , 2009, IEEE Transactions on Power Electronics.

[18]  Georgios Konstantinou,et al.  Selective harmonic elimination pulse-width modulation of modular multilevel converters , 2013 .

[19]  Gerry Moschopoulos,et al.  Three-Phase Multimodule VSIs Using SHE-PWM to Reduce Zero-Sequence Circulating Current , 2014, IEEE Transactions on Industrial Electronics.

[20]  Ghasem Hosseini Aghdam Optimised active harmonic elimination technique for three-level T-type inverters , 2013 .

[21]  A. Kavousi,et al.  Application of the Bee Algorithm for Selective Harmonic Elimination Strategy in Multilevel Inverters , 2012, IEEE Transactions on Power Electronics.

[22]  M. Rajaram,et al.  Selective elimination of harmonic contents in an uninterruptible power supply: an enhanced adaptive hybrid technique , 2012 .

[23]  Hossein Iman-Eini,et al.  A new switching strategy for transformer-less back-to-back cascaded H-bridge multilevel converter , 2014 .

[24]  Mehrdad Tarafdar Hagh,et al.  Harmonic Elimination of Cascade Multilevel Inverters with Nonequal DC Sources Using Particle Swarm Optimization , 2010, IEEE Transactions on Industrial Electronics.

[25]  Mehrdad Ehsani,et al.  Improved selective harmonic elimination pulse-width modulation strategy in multilevel inverters , 2012 .

[26]  P.N. Enjeti,et al.  Programmed PWM techniques to eliminate harmonics - A critical evaluation , 1988, Conference Record of the 1988 IEEE Industry Applications Society Annual Meeting.

[27]  F. G. Turnbull,et al.  Selected harmonic reduction in static D-C — A-C inverters , 1964, IEEE Transactions on Communication and Electronics.

[28]  Vassilios G. Agelidis,et al.  On Attaining the Multiple Solutions of Selective Harmonic Elimination PWM Three-Level Waveforms Through Function Minimization , 2008, IEEE Transactions on Industrial Electronics.