Diagnosis of Signaling and Power Noise Using In-Place Waveform Capturing for 3D Chip Stacking

A three dimensional (3D) chip stack featuring a 4096-bit wide I/O demonstrator incorporates an in-place waveform capturer on an intermediate interposer within the stack. The capturer includes probing channels on paths of signaling as well as in power delivery and collects analog waveforms for diagnosing circuits within 3D integration. The collection of in-place waveforms on vertical channels with through silicon vias (TSVs) are demonstrated among 128 vertical I/O channels distributed in 8 banks in a 9.9 mm × 9.9 mm die area. The analog waveforms confirm a full 1.2-V swing of signaling at the maximum data transmission bandwidth of 100 GByte/sec with sufficiently small deviations of signal skews and slews among the vertical channels. In addition, it is also experimentally confirmed that the signal swing can be reduced to 0.75 V for error free data transfer at 100 GByte/sec, achieving the energy efficiency of 0.21 pJ/bit. key words: wide I/O bus, through silicon via, signal integrity, power integrity

[1]  Atsushi Sakai,et al.  A 100GB/s wide I/O with 4096b TSVs through an active silicon interposer with in-place waveform capturing , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  Young-Hyun Jun,et al.  A 1.2 V 12.8 GB/s 2 Gb Mobile Wide-I/O DRAM With 4 $\times$ 128 I/Os Using TSV Based Stacking , 2011, IEEE Journal of Solid-State Circuits.

[3]  Makoto Nagata,et al.  Performance Evaluation of Probing Front-End Circuits for On-Chip Noise Monitoring , 2013, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[4]  Eric Beyne,et al.  In-tier diagnosis of power domains in 3D TSV ICs , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.

[5]  J. Jeddeloh,et al.  Hybrid memory cube new DRAM architecture increases density and performance , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[6]  Takushi Hashida,et al.  An on-chip waveform capturing technique pursuing minimum cost of integration , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[7]  Mario H. Konijnenburg,et al.  A structured and scalable test access architecture for TSV-based 3D stacked ICs , 2010, 2010 28th VLSI Test Symposium (VTS).

[8]  T. Sudo,et al.  PDN impedance and noise simulation of 3D SiP with a widebus structure , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[9]  Takushi Hashida,et al.  An On-Chip Waveform Capturer and Application to Diagnosis of Power Delivery in SoC Integration , 2011, IEEE Journal of Solid-State Circuits.

[10]  Takushi Hashida,et al.  A Diagnosis Testbench of Analog IP Cores for Characterization of Substrate Coupling Strength , 2011, IEICE Trans. Electron..

[11]  C. Ferrandon,et al.  Evaluation of 3D interconnect routing and stacking strategy to optimize high speed signal transmission for memory on logic , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[12]  Makoto Nagata,et al.  Very low-voltage swing while high-bandwidth data transmission through 4096 bit TSVs , 2013, 2013 IEEE International 3D Systems Integration Conference (3DIC).