The structure of FPGA-based cyclic-code converters

We offer a universal multilevel structure (of parallel and parallel-sequential types) that uses logical AND, NOR and OR functions to convert cyclic code words containing a cyclic group of units or zeros. Realized as FPGAs, the structures are proved to ensure correct operation. The results of simulation experiments are given as time diagrams.