Ultra Low Power Current-mode Algorithmic Analog-to-digital Converter Implemented In 0.18 /spl mu/m CMOS Technology For Wireless Sensor Network

This paper reviews existing analog-to-digital converters (ADC) and compares them based on the power consumption metric. For applications where power consumption is of utmost importance, a novel 8-bit current mode Successive Approximation ADC (SAR) is proposed. Based on initial simulations made for CMOS 0.35 mum technology, it has been observed that the novel SAR architecture is very flexible i.e. it can be easily tuned to work with different frequencies and different power consumption values. In CMOS 0.35 mum technology the optimum frequency range is 25-350 kS/s, and power dissipation of the analog part of ADC ranges from 40 nW to 550 nW for 1 V power supply. The final post layout simulations of the chip designed in CMOS 0.18 mum technology were made for 0.55 V power supply. Entire (analog and digital circuits) SAR ADC working with the frequency of 250 kHz consumes only 580 nW

[1]  P. Senn,et al.  A low-power 8-b 1 3.5-MHz video CMOS ADC for visiophony ISDN applications , 1993 .

[2]  Gert Cauwenberghs A micropower CMOS algorithmic A/D/A converter , 1995 .

[3]  David Stoppa,et al.  Current-mode A/D converter , 1998 .

[4]  Ivan Prudyus,et al.  IEEE International Solid-State Circuits Conference , 2008 .

[5]  Seung-Hoon Lee,et al.  An 8b 240 MS/s 1.36 mm/sup 2/ 104 mW 0.18 um CMOS ADC for DVDs with dual-mode inputs , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[6]  G. Geelen,et al.  An 8b 600MS/s 200mW CMOS folding A/D converter using an amplifier preset technique , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[7]  P. Senn,et al.  A Low-Power 8 Bit 13.5 MHz Video CMOS ADC for Visiophony ISDN Applications , 1992, ESSCIRC '92: Eighteenth European Solid-State Circuits conference.

[8]  W. Bright 8 b 75 M sample/s 70 mW parallel pipelined ADC incorporating double sampling , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[9]  T. Sigenobu,et al.  An 8-bit 30 MS/s 18 mW ADC with 1.8 V single power supply , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[10]  J. Lin,et al.  An embedded 0.8 V/480 μW 6b/22 MHz flash ADC in 0.13-μm digital CMOS process using a nonlinear double interpolation technique , 2002, IEEE J. Solid State Circuits.

[11]  S. Hosotani,et al.  An 8-bit 20-MS/s CMOS A/D converter with 50-mW power consumption , 1990 .

[12]  Minkyu Song,et al.  Design of an 8-bit 100 KSPS 1 mW CMOS A/D converter for digital mobile communication , 1999, AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360).

[13]  Chin-Long Wey,et al.  High-accuracy CMOS current comparator , 1997, Proceedings of 40th Midwest Symposium on Circuits and Systems. Dedicated to the Memory of Professor Mac Van Valkenburg.

[14]  Sameer R. Sonkusale,et al.  Low power current mode ADC for CMOS sensor IC , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[15]  D.A. Johns,et al.  A 400-MHz 6-bit ADC with a partial analog equalizer for coaxial cable channels , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[16]  Fausto Pellandini,et al.  An 8-bit low-power ADC array for CMOS image sensors , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[17]  Shin-Il Lim,et al.  An 8-bit 250MSPS CMOS pipelined ADC using open-loop architecture , 2004, Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits.

[18]  Kwang Sub Yoon,et al.  An 8-bit 42 Msamples/s current-mode folding and interpolation CMOS analog-to-digital converter with three-level folding amplifiers , 1996, Proceedings of the 39th Midwest Symposium on Circuits and Systems.

[19]  H. De Man,et al.  Ambient intelligence: gigascale dreams and nanoscale realities , 2005 .

[20]  D. Draxelmayr,et al.  A 6b 600MHz 10mW ADC array in digital 90nm CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[21]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[22]  Kristofer S. J. Pister,et al.  An ultralow-energy ADC for Smart Dust , 2003, IEEE J. Solid State Circuits.

[23]  F. Kuttner,et al.  A 6-bit 1.2-GS/s low-power flash-ADC in 0.13-/spl mu/m digital CMOS , 2005, IEEE Journal of Solid-State Circuits.

[24]  Bram Nauta,et al.  A 70 MSample/s 110 mW 8 b CMOS folding interpolating A/D Converter , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[25]  Seong Won Kim,et al.  Current-mode cyclic ADC for low power and high speed applications , 1990 .

[26]  R.C. Taft,et al.  A 1.8-V 1.6-GSample/s 8-b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency , 2004, IEEE Journal of Solid-State Circuits.

[27]  R. Engelbrecht,et al.  DIGEST of TECHNICAL PAPERS , 1959 .

[28]  B. Haroun,et al.  An embedded 0.8 V/480 /spl mu/W 6b/22 MHz flash ADC in 0.13 /spl mu/m digital CMOS process using nonlinear double-interpolation technique , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[29]  Eugenio Culurciello,et al.  An 8-bit, 1mW successive approximation ADC in SOI CMOS , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[30]  Electronics Letters , 1965, Nature.

[31]  Yoshio Nishida,et al.  An 8-bit 200 Ms/s 500 mW BiCMOS ADC , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[32]  Jun Terada,et al.  8-mW, 1-V, 100-Msps, 6-bit A/D converter using a transconductance latched comparator , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).

[33]  Denny D. Tang,et al.  55-mW 300-MHz analog-digital converters using digital VLSI technology , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.