Hardware Implementation of Serial High Speed point to point Communication protocol

This paper presents the hardware implementation of high speed communication protocol for point to point communication. Complete hardware is coded in VHDL and implemented on Xilinx Spartan-3 XC3400 FPGA. Communications between two nodes in this protocol is based on error-checked and retransmit on error scheme. Data filtration is provided to prevent receiver to receive duplicate frame. For error detection we used CRC-8, which has good performance both in case of burst or single bit error. In this protocol CPU has very low overhead during communication. Because processing element only stores the data (pay load of transmitted message) in to transmitter FIFO and further processing like addition of other necessary information and generation of CRC is done independently by hardware designed for communication. This protocol supports the transmission of serial data at variable speed. Maximum serial transmission speed is achieved 10Mbps with 40 MHz quartz clock. Time taken to transmit complete frame is 14 s.

[1]  Izidor Gertner,et al.  Reflective-memory multiprocessor , 1995, Proceedings of the Twenty-Eighth Annual Hawaii International Conference on System Sciences.

[2]  Tridib Chakravarty,et al.  Performance of Cyclic Redundancy Codes for Embedded Networks , 2001 .

[3]  M. Lynn.  Hawaii International Conference on System Sciences , 1996 .

[4]  R. Gillett,et al.  Overview of memory channel network for PCI , 1996, COMPCON '96. Technologies for the Information Superhighway Digest of Papers.

[5]  Masato Oguchi,et al.  A proposal for a DSM architecture suitable for a widely distributed environment and its evaluation , 1995, Proceedings of the Fourth IEEE International Symposium on High Performance Distributed Computing.

[6]  Oak Bluff.  A SIMPLE, HIGH SPEED, LOW LATENCY REFLECTIVE MEMORY NETWORK FOR PARALLEL PROCESSING SYSTEMS , 1998 .

[7]  Milan M. Jovanovic,et al.  An overview of reflective memory systems , 1999, IEEE Concurr..

[8]  J. Sobolewski.  Cyclic redundancy check , 2003 .

[9]  Ranga S. Ramanujan,et al.  Network shared memory: a new approach for clustering workstations for parallel processing , 1995, Proceedings of the Fourth IEEE International Symposium on High Performance Distributed Computing.

[10]  Arijit Mukhopadhyay,et al.  A GENERALIZED CODE FOR COMPUTING CYCLIC REDUNDANCY CHECK , 2015 .

[11]  L. Catani,et al.  A general purpose reflective memory board for accelerator data acquisition and control system applications , 2005, IEEE Nuclear Science Symposium Conference Record, 2005.

[12]  Douglas L. Perry,et al.  VHDL: Programming by Example , 2002 .

[13]  Giuseppe Di Battista,et al.  26 Computer Networks , 2004 .

[14]  Jayaram Bhasker,et al.  A VHDL primer , 1995 .