On the design of self-checking functional units based on Shannon circuits

This paper investigates the application of Shannon (BDD) circuits, that feature interesting low-power capabilities, to the design of self-checking functional units. A technique is proposed that, by using a time redundancy approach, makes this kind of circuits totally self-checking with respect to stuck-at-faults. For a set of possibly used pass-transistor-based CMOS implementations, we show that the totally self-checking or the strongly fault secure properties hold for a wider set of realistic faults, including transistors stuck-open/on and bridgings.

[1]  João Paulo Teixeira,et al.  IC DEFECTS-BASED TESTABILITY ANALYSIS , 1991, 1991, Proceedings. International Test Conference.

[2]  Donatella Sciuto,et al.  Designing networks with error detection properties through the fault-error relation , 1997, 1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[3]  William C. Carter,et al.  Design of dynamically checked computers , 1968, IFIP Congress.

[4]  Niraj K. Jha,et al.  Design and synthesis of self-checking VLSI circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Cecilia Metra,et al.  Signal coding technique and CMOS gates for strongly fault-secure combinational functional blocks , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[6]  Nur A. Touba,et al.  Logic synthesis techniques for reduced area implementation of multilevel circuits with concurrent error detection , 1994, ICCAD '94.

[7]  Michele Favalli,et al.  A novel DFT technique for critical bridging faults in CMOS and BiCMOS ICs , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[8]  Cecilia Metra,et al.  On-line detection of bridging and delay faults in functional blocks of CMOS self-checking circuits , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  James E. Smith,et al.  Strongly Fault Secure Logic Networks , 1978, IEEE Transactions on Computers.

[10]  Alberto L. Sangiovanni-Vincentelli,et al.  Logic synthesis for large pass transistor circuits , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[11]  Gernot Metze,et al.  Design of Totally Self-Checking Check Circuits for m-Out-of-n Codes , 1973, IEEE Transactions on Computers.

[12]  Michel Diaz,et al.  Unified Design of Self-Checking and Fail-Safe Combinational Circuits and Sequential Machines , 1979, IEEE Transactions on Computers.

[13]  Michael Nicolaidis,et al.  Design of static CMOS self-checking circuits using built-in current sensing , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.

[14]  Prithviraj Banerjee,et al.  RSYN: a system for automated synthesis of reliable multilevel circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[15]  D. P. Siemwiorek.  Architecture of fault-tolerant computers: an historical perspective , 1991 .

[16]  Donatella Sciuto,et al.  A novel methodology for designing TSC networks based on the parity bit code , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[17]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[18]  Wojciech Maly,et al.  Realistic Fault Modeling for VLSI Testing , 1987, 24th ACM/IEEE Design Automation Conference.

[19]  Vl. V. Saposhnikov,et al.  Self-dual parity checking-A new method for on-line testing , 1996, Proceedings of 14th VLSI Test Symposium.

[20]  Michael Nicolaidis.  Fail-Safe Interfaces for VLSI: Theoretical Foundations and Implementation , 1998, IEEE Trans. Computers.

[21]  Parag K. Lala,et al.  Self-checking combinational circuit design for single and unidirectional multibit error , 1994, J. Electron. Test..

[22]  Donatella Sciuto,et al.  Synthesis of multi-level self-checking logic , 1994, IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.