Using Stacked Bitlines and Hybrid ROM Cells to Form ROM and SRAM-ROM With Increased Storage Density
暂无分享,去创建一个
[1] Richard L. Petritz. Current Status of Large Scale Integration Technology , 1899 .
[2] R. Dean Adams,et al. High Performance Memory Testing: Design Principles, Fault Modeling and Self-Test , 2002 .
[3] Bruce F. Cockburn,et al. Design of a multilevel DRAM with adjustable cell capacity , 2001, Canadian Conference on Electrical and Computer Engineering 2001. Conference Proceedings (Cat. No.01TH8555).
[4] 裕幸 飯田,et al. International Technology Roadmap for Semiconductors 2003の要求清浄度について - シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について - , 2004 .
[5] 朝倉 幹雄. Semiconductor memory device and method read , 1991 .
[6] D.A. Rich,et al. A four-state ROM using multilevel process technology , 1984, IEEE Journal of Solid-State Circuits.
[7] Patrick Gelsinger. Design And Test of the 80386 , 1987, IEEE Design & Test of Computers.