A 10-/spl mu/W standby power 256K CMOS SRAM

A 32K/spl times/8-bit CMOS static RAM using titanium polycide technology has been developed. The RAM has a standby power of 10 /spl mu/W, an active power of 175 mW, and an access time of 55 ns. The standby power has been achieved by an optimization of polysilicon resistors in a memory cell. A digit line circuit controlled by three internal clocks contributes to reduction of active power. The cell size has been reduced to 89.5 /spl mu/m/SUP 2/ by using both a buried isolation and a polycide GND line. Furthermore a simplified address-transition detection circuit and a single data bus configuration result in a small layout area, thus offering a 40.7 mm/SUP 2/ die size.

[1]  S. Kohyama,et al.  A low power resistive load 64 kbit CMOS RAM , 1982, IEEE Journal of Solid-State Circuits.

[2]  T. Masuhara,et al.  A Hi-CMOSII 8Kx8 bit static RAM , 1982, IEEE Journal of Solid-State Circuits.

[3]  T. Sakurai,et al.  A low power 46 ns 256 kbit CMOS static RAM with dynamic double word line , 1984, IEEE Journal of Solid-State Circuits.

[4]  T. Tsujide,et al.  A battery backup 64K CMOS RAM with double level aluminum technology , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  T. Masuhara,et al.  A 20ns 64K CMOS SRAM , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  S. Kohyama,et al.  An ultralow power 8Kx8-bit full CMOS RAM with a six-transistor cell , 1982, IEEE Journal of Solid-State Circuits.

[7]  T. Yamanaka,et al.  A 25 ns 64K static RAM , 1984, IEEE Journal of Solid-State Circuits.

[8]  Y. Akatsuka,et al.  Fully Static CMOS 16k RAM using Dynamic Circuitry Technique , 1980, ESSCIRC 80: 6th European Solid State Circuits Conference.