Logical effort models with voltage and temperature extensions in super-/near-/sub-threshold regions

The voltage-/temperature-induced delay estimation error of conventional logical effort is much more severe in near/sub-threshold region. In this paper, super-/near-/sub-threshold logical effort models are proposed to eliminate delay estimation error caused by voltage and temperature variations. These models establish over the four different nanoscale CMOS generations. They also take environmental parameter variations with wide supply voltage 0.1∼1V and full temperature −50∼125ºC range into account. The simulation results are using UMC 90-nm, PTM 65-, 45- and 32-nm bulk CMOS technologies, respectively. The average absolute error among the three regions are only 6.01%, 4.12%, 8.01% and 6.55% for UMC 90-nm, PTM 65-, 45- and 32-nm technology, respectively. Proposed models extend the original high performance circuits design in super-threshold region to low power circuit design in near-threshold and sub-threshold regions. They are useful for future green electronics applications.

[1]  V.G. Oklobdzija,et al.  Application of logical effort on design of arithmetic blocks , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[2]  Sachin S. Sapatnekar,et al.  Stack Sizing for Optimal Current Drivability in Subthreshold Circuits , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Chun-Hui Wu,et al.  logical effort model extension with temperature and voltage variations , 2008, 2008 14th International Workshop on Thermal Inveatigation of ICs and Systems.

[4]  Robin Wilson,et al.  Logical effort model extension to propagation delay representation , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Jiajing Wang,et al.  Sub-threshold circuit design with shrinking CMOS devices , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[6]  A. Wang,et al.  Modeling and sizing for minimum energy operation in subthreshold circuits , 2005, IEEE Journal of Solid-State Circuits.

[7]  J. Meindl,et al.  A physical alpha-power law MOSFET model , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).