Multi-bit MONOS nonvolatile memory based on double-gate technology
暂无分享,去创建一个
A multi-bits/cell double gate oxide-nitride-oxide nonvolatile memory is proposed and demonstrated by numerical device simulation. The operational mechanisms including read, program, erase and inhibit in an array structure are studied in detail. This multi-bit storage capability per single cell is very suitable for high density NVM application. With a slight modification, the proposed structure can achieve double program/read rate by programming/reading 2 bits of the memory cell simultaneously.
[1] B. Eitan,et al. Characterization of channel hot electron injection by the subthreshold slope of NROM/sup TM/ device , 2001, IEEE Electron Device Letters.
[2] J. Bu,et al. On the go with SONOS , 2000 .
[3] B. Eitan,et al. NROM: A novel localized trapping, 2-bit nonvolatile memory cell , 2000, IEEE Electron Device Letters.