Introducing the Adaptive Energy Management Features of the Power7 Chip
暂无分享,去创建一个
Bishop Brock | Karthick Rajamani | Charles Lefurgy | Malcolm Allen-Ware | Alper Buyuktosunoglu | Pradip Bose | Michael S. Floyd | Lorena Pesantez | José A. Tierno | Alan J. Drake | Tilman Gloekler | Malcolm S. Allen-Ware | C. Lefurgy | A. Buyuktosunoglu | B. Brock | P. Bose | K. Rajamani | M. Floyd | A. Drake | J. Tierno | Lorena Pesantez | Tilman Gloekler
[1] Massoud Pedram,et al. Dynamic voltage and frequency scaling based on workload decomposition , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).
[2] Soraya Ghiasi,et al. A Distributed Critical-Path Timing Monitor for a 65nm High-Performance Microprocessor , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[3] R. Kumar,et al. An Integrated Quad-Core Opteron Processor , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[4] M. K. Gowan,et al. A 65 nm 2-Billion Transistor Quad-Core Itanium Processor , 2009, IEEE Journal of Solid-State Circuits.
[5] Samuel Naffziger,et al. An x86-64 core implemented in 32nm SOI CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[6] J.A. Tierno,et al. A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI , 2008, IEEE Journal of Solid-State Circuits.
[7] M. K. Gowan,et al. A 65nm 2-Billion-Transistor Quad-Core Itanium® Processor , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[8] Rami Melhem,et al. Integrated CPU and L 2 cache Frequency / Voltage Scaling using Supervised Learning , 2007 .
[9] Freeman L. Rawson,et al. EnergyScale for IBM POWER6 microprocessor-based systems , 2007, IBM J. Res. Dev..
[10] Michael L. Scott,et al. Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling , 2002, Proceedings Eighth International Symposium on High Performance Computer Architecture.
[11] Soraya Ghiasi,et al. System power management support in the IBM POWER6 microprocessor , 2007, IBM J. Res. Dev..
[12] Margaret Martonosi,et al. Runtime power monitoring in high-end processors: methodology and empirical data , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..