Interface optimization for concurrent systems under timing constraints
暂无分享,去创建一个
Giovanni De Micheli | Claudionor José Nunes Coelho | David C. Ku | David Filo | G. Micheli | C. J. Coelho | D. Ku | D. Filo
[1] Alice C. Parker,et al. The high-level synthesis of digital systems , 1990, Proc. IEEE.
[2] Giovanni De Micheli,et al. The Olympus synthesis system , 1990, IEEE Design & Test of Computers.
[3] K. Mani Chandy,et al. The drinking philosophers problem , 1984, ACM Trans. Program. Lang. Syst..
[4] Alice C. Parker,et al. Representation of control and timing behavior with applications to interface synthesis , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.
[5] Giovanni De Micheli,et al. Relative scheduling under timing constraints: algorithms for high-level synthesis of digital circuits , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Donald E. Thomas,et al. Algorithmic and Register-Transfer Level Synthesis: The System Architect's Workbench , 1989 .
[7] Daniel D. Gajski,et al. High ― Level Synthesis: Introduction to Chip and System Design , 1992 .
[8] Giovanni De Micheli,et al. Optimizing the control-unit through the resynchronization of operations , 1992, Integr..
[9] Alice C. Parker,et al. High-level synthesis with pin constraints for multiple-chip designs , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[10] Henry G. Dietz,et al. Static synchronization beyond VLIW , 1989, Proceedings of the 1989 ACM/IEEE Conference on Supercomputing (Supercomputing '89).
[11] R. K. Shyamasundar,et al. Static Analysis of Real-Time Distributed Systems , 1988, IEEE Trans. Software Eng..
[12] E. D. Lagnese,et al. Architectural Partitioning for System Level of Integrated Circuits , 1991 .
[13] Giovanni De Micheli,et al. High Level Synthesis of ASlCs un - der Timing and Synchronization Constraints , 1992 .
[14] G. De Micheli,et al. The Olympus Synthesis System for Digital Design , 1990 .
[15] Satish K. Tripathi,et al. Pre-Scheduling for Synchronization in Hard Real-Time Systems , 1991, Operating Systems of the 90s and Beyond.
[16] Catherine H. Gebotys,et al. Optimal synthesis of multichip architectures , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.
[17] Gaetano Borriello,et al. Sizing synchronization queues: a case study in higher level synthesis , 1991, 28th ACM/IEEE Design Automation Conference.
[18] Phillip L. Shaffer. Minimization of Interprocessor Synchronization In Multiprocessors with Shared and Private Memory , 1989, ICPP.
[19] Minh N. Do,et al. Youn-Long Steve Lin , 1992 .