High performance circuit techniques for dynamic OR gates

In this paper, two methods for high fan-in dynamic OR gates are proposed. The methods are called high-speed low-swing OR gate (HSLS-OR) and low-power selective evaluate OR gate (LPSE-OR). HSLS-OR contains separate parallel NMOS logic trees in which one controls the evaluation phase of the other ones. This leads to a low voltage swing in the dynamic capacitive nodes. In LPSE-OR, the NMOS logic tree is divided into several successive parts to prevent using strong keepers. Unnecessary parts are disabled in the evaluation phase for saving the power. (16, 32, and 64)-bit HSLS-OR and (32 and 64)-bit LPSE-OR gates are simulated using HSPICE in 65 nm bulk CMOS technology. Compared to the previous works, the new circuits show 34-48% better power delay product (PDP)

[1]  Sung-Mo Kang,et al.  Skew-tolerant high-speed (STHS) domino logic , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[2]  Carl Sechen,et al.  Clock-delayed domino for dynamic circuit design , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Young,et al.  Dual Threshold Voltages And Substrate Bias: Keys To High Performance, Low Power, 0.1 /spl mu/m Logic Designs , 1997, 1997 Symposium on VLSI Technology.

[4]  A. Afzali-Kusha,et al.  A New Static High Fan-In OR-NOR Gate Structure Suitable for Low Power CMOS VLSI , 2005, 2005 International Conference on Microelectronics.

[5]  C. M. Lee,et al.  High-speed compact circuits with CMOS , 1982 .

[6]  Sung-Mo Kang,et al.  Low power and high performance circuit techniques for high fan-in dynamic gates , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[7]  Atila Alvandpour,et al.  A sub-130-nm conditional keeper technique , 2002, IEEE J. Solid State Circuits.

[8]  Shaoyi Wang.  Power reduction in large fan-in CMOS gates in logic arrays using selective precharge , 1997, Proceedings Great Lakes Symposium on VLSI.

[9]  Mohamed I. Elmasry,et al.  Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Mohamed I. Elmasry,et al.  Use of charge sharing to reduce energy consumption in wide fan-in gates , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).