Design of low-complexity FFT processor for MIMO-OFDM based SDR systems

In this paper, an area-efficient FFT processor is proposed for MIMO-OFDM based SDR systems. The proposed scalable FFT processor can support the variable lengths of 64, 128, 512, 1024 and 2048. By reducing the required number of non-trivial multipliers with mixed-radix (MR) and multi-path delay commutator (MDC) architecture, the complexity of the proposed FFT processor is dramatically decreased without sacrificing system throughput. The proposed FFT processor was designed in hardware description language (HDL) and implemented with Xilinx Virtex-4 FPGA. With the proposed architecture, the number of slices for the processor is 1784, the number of DSP48s (dedicated multiplier) is 48, and the size of memory is 90Kbits, which are reduced by 41.9%, 62.5% and 39%, respectively, compared with those of the 4-channel radix-2 single-path delay feedback (R2SDF) FFT processor. Also, compared with 4-channel radix-2 MDC (R2MDC) FFT processor, it is confirmed that the number of slices, the number of DSP48s and memory size are reduced by 26.2%, 25% and 26.8%, respectively.

[1]  Gerard J. M. Smit,et al.  Towards Software Defined Radios Using Coarse-Grained Reconfigurable Hardware , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Mats Torkelson,et al.  A new approach to pipeline FFT processor , 1996, Proceedings of International Conference on Parallel Processing.

[3]  Yunho Jung,et al.  New efficient FFT algorithm and pipeline implementation results for OFDM/DMT applications , 2003, IEEE Trans. Consumer Electron..

[4]  J. Tellado,et al.  A fourth-generation MIMO-OFDM broadband wireless system: design, performance, and field trial results , 2002, IEEE Commun. Mag..

[5]  Geoffrey Ye Li,et al.  Broadband MIMO-OFDM wireless communications , 2004, Proceedings of the IEEE.

[6]  Joseph Mitola,et al.  The software radio architecture , 1995, IEEE Commun. Mag..

[7]  C. K. Yuen,et al.  Theory and Application of Digital Signal Processing , 1978, IEEE Transactions on Systems, Man, and Cybernetics.

[8]  Voon Chin Phua,et al.  Wireless lan medium access control (mac) and physical layer (phy) specifications , 1999 .

[9]  Prem Kumar,et al.  An Integrated Draft 802.11n Compliant MIMO Baseband and MAC Processor , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  Chen-Yi Lee,et al.  Design of an FFT/IFFT Processor for MIMO OFDM Systems , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  T. Sansaloni,et al.  Efficient pipeline FFT processors for WLAN MIMO-OFDM systems , 2005 .

[12]  Nj Piscataway,et al.  Wireless LAN medium access control (MAC) and physical layer (PHY) specifications , 1996 .

[13]  Shousheng He,et al.  Designing pipeline FFT processor for OFDM (de)modulation , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).

[14]  Jaeseok Kim,et al.  Low complexity pipeline FFT processor for MIMO-OFDM systems , 2007, IEICE Electron. Express.

[15]  H. Bölcskei,et al.  MIMO-OFDM wireless systems: basics, perspectives, and challenges , 2006, IEEE Wireless Communications.

[16]  Tim C. W. Schenk,et al.  Implementation of a MIMO OFDM-based wireless LAN system , 2004, IEEE Transactions on Signal Processing.